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The specification of customer specific microcontrollers varies with customers. Each 
customer has his own preference for a microcontroller which also changes from time to 
time. To facilitate the specification of a microcontroller, an interface was built through 
which users can input their requirements by means of dialogs. VHDL models for the 
components are generated based on the informaticn given by the users. Some of the 
VHDL models are for simulation only and some are intended for synthesis. The most 
crucial par t of the tool i s the generation of synthesizable VHDL. It is found that limiting 
the VHDL to a synthesis subset is not enough. One must know how synthesis tools 
synthesize circuits for each VHDL construct. With this knowledge, VHDL models can be 
written so tha t desirable circuits will be obtained. In VHDL, concurrent statements are 
analogous to the building blocks of hardware, one can control the structure of the 
synthesized circuits through the coding of them. Process statement is the most often 
used concurrent statement. By different ways of coding of a process statement, 
designers can instruct synthesis tools to generate combinational, synchronous or 
asynchronous circuits. Writing synthesizable VHDL for MCUs means breaking a 
component into a number of interacting operations and codes them by the most suitable 
type of process statements. Structure, use of storage elements and creation of feedback 
paths can also be controlled by writing of VHDL code. 
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This project is to develop an interface for the generation of VHDL description for 
microcontroller (MCU) based on 68HC05 CPU. The generated VHDL should be both 
simulatable and synthesizable. By simulatable, it means the VHDL code can be readily 
analyzed/compiled by common VHDL compilers and then simulated. As most current 
synthesis tools cannot support the full IEEE-1076 VHDL syntax, the code should also be 
within such limit to be synthesized by them. 
A typical MCU consists of components like RAM, ROM, timer, serial communication 
interface, parallel I/O ports and of course the CPU core. Specification of a MCU involves 
listing the components required and fixing the attributes specific to each of them. For 
example, one may want a microcontroller with a 6805 core CPU, RAM, ROM, timer and 
LCD control. Reset vector of the 6805 core is located at $7FFF, the RAM is of size 256 
bytes, the ROM of size IK bytes, the timer can count up or down with programmable 
divisor, and the LCD control is capable of controlling a 320x200 LCD panel. In addition 
of the above attributes, address allocation of the various components must also be 
specified. The interface is being developed to facilitate the specification of a MCU. With 
this interface, users can specify their own MCU and use the VHDL codes generated for 
simulation and synthesis. This can help the users to determine the most suitable 
configuration of components without bothering how to write the VHDL models. By 
simulating the MCU VHDL model with other external components, they can verify the 
compatibility of the new MCU. By synthesizing selected parts of the generated codes, 
time for schematics editing and debugging gate-level circuits can be saved. 
By exploiting the capabilities of X-Window, this interface provides a graphical and 
dialog-based means to accept the users' input. Associated with each MCU component is 
a tailor-made dialog for the users to express how they want the components to be. 
Through the use of pushbuttons, text fields, options and menus, users can change the 
attributes at ease. When finished with one component, users can continue with other 
components until they have fully specified the whole MCU, VHDL codes for every 
component used and the MCU (top level) will be generated automatically. 
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Of all the VHDL codes generated, not all of them are used for both synthesis and 
simulation. Some of them are used in simulation only because there is already a well 
established circuit and thus no need for synthesis of the VHDL code. This is particularly 
t rue for RAM and ROM components which are optimized down to the layout level by 
other tools. 
The most crucial part of the interface is the generation of synthesizable VHDL codes for 
the components of a MCU. Hence how a synthesis tool synthesize VHDL should be 
studied first before suitable VHDL can be generated. The synthesis tool being used is 
Synopsys VHDL compiler made by Synopsys Inc. It is currently regarded as the best 
commercial logic synthesis tool available. It is chosen because it can represent the 
current synthesis technology. 
For the same behavior, there are a lot of ways to code it in VHDL. The aim is to find out 
a way to write VHDL models that are acceptable to the synthesis tool and synthesized to 
good results. This way or style of writing VHDL is employed in the generation of VHDL 
by the interface tool. Some MCU components are modeled in VHDL and synthesized by 
Synopsys. The results are examined and VHDL codes are modified until satisfactory 
results are obtained. 
It is not difficult to write VHDL that can describe correctly the behavior of the 
components of a MCU. However, it is often the case that the VHDL codes are not 
acceptable by the synthesis tool. Even if the tool can synthesize the codes, the resulting 
circuits are poor compared with that designed by humans. Some of them are even 
unworkable even simulation shows the VHDL models work as required. Attempts were 
made to understand why the circuit generated are so poor. It is found that the tool is 
not well informed of how the circuits should be generated. Apart from abiding by the 
synthesis subset, some skills in writing the VHDL are needed for successful synthesis. 
1.2 Background 
The specification of a new MCU changes frequently due to the ever changing 
requirement of customers and system engineers. Most often the changes are small, for 
example changing the reset vector, memory size, counter frequency or address decoding, 
but the IC design engineers have to invoke a schematic editor to edit the gate-level 
schematics and re-simulate the design. Making modification at the gate level is error 
prone. It is easy to forget to modify another part in accordance with modification made 
in one part. This is particular true if the circuit is designed by another person where 
deciphering the operation of it will take a lot of time. 
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A hardware description language (HDL) describes the behavior of a system in common 
programming constructs such as IF, CASE, FOR statement. I t is much easier to 
understand the operation of a design at this level. Modification at this level is also more 
comfortable than at the schematic level. With the arrival of the IEEE standard VHDL, 
there exists a standard way of describing hardware. A lot of tools supporting VHDL are 
developed or being developed. Since simulation of VHDL code is much faster than 
simulation of a netlist of gates, engineers can made more iterations of the design 
process. Debugging a design is assisted by debuggers which allow single stepping 
through code lines. This is absent in the debugging of gate-level circuits. Hence the 
design of circuits becomes writing and debugging VHDL programs. 
Another advantage of designing with VHDL is the promises of synthesis. A VHDL 
model can be translated by synthesis into gates. The synthesized circuits are correct by 
construction and hence no further simulation is required to verify them. Since the 
VHDL model is not linked to any technology, one design can be targeted for different 
technologies by synthesis. As new technologies emerge in the future, the VHDL model 
can still be used. This guards against the risk of a design being outdated due to 
advances in technology. 
Most commercial synthesis tools currently available are logic synthesis tools. They 
accept VHDL descriptions at the register transfer level (RTL) or lower and synthesize 
them into a netlist of gates. A RTL VHDL code consists only of data transfers and 
simple arithmetic operations at specified conditions and time (clock edges). A behavioral 
VHDL can describe an algorithm using all the high level VHDL constructs like FOR 
loops. It does not consider the time of operation at this level. 
Because of the nature of the inputs acceptable by logic synthesis tool, some restrictions 
are imposed on the ways in which VHDL codes are written. They are given out as 
synthesis subsets in the synthesis policy of the tools. Moreover there are also styles of 
writing to be followed for acceptance for synthesis. These restrictions limit the ways in 
which behaviors are expressed in VHDL. The same behavior that can be described by a 
few lines of VHDL codes may grow to a few tens of lines for synthesizability. Some 
control on the synthesis process can be exercised at the source code level. For example, 
one can control the structure of the circuits generated by dividing a design into a 
number of VHDL entities and the architecture of each VHDL entity into VHDL 
processes. Other controls include inference of storage elements for synchronized and 
2-3 
asynchronized processes, creation of feedback loops and communication among 
processes. 
[12] discussed techniques in modeling memory devices, ASICs, microprocessors and 
busses. For synchronous ASIC designs, the VHDL code for synthesis can be partitioned 
into a structural and a behavioral part. The former is for the data paths and the latter 
for finite state machines (FSM). [5] described a structured modeling methodology for 
coding four design models (combinational, functional, register transfer and algorithmic) 
in VHDL. The resulting VHDL codes can be synthesized by the VHDL Synthesis 
System (VSS). [1] presented two templates for synthesizable VHDL description styles 
and their corresponding hardware. Both of them are for sequential machine modeling. 
One of them uses the dataflow model of VHDL to describe the control logic and specifies 
the clocking scheme explicitly. The other uses behavioral VHDL to describe the control 
logic and lets synthesis determine the clocking scheme. Both of them use dataflow 
VHDL to model the data path. [2] used an example of synthesis of a FSM with spike-
free outputs to demonstrate the ability of implying architectural structure in VHDL 
description. [13] examined a number of issues related to synthesis of VHDL and 
identified several guidelines for HDL-based designs. It concluded that designers' 
intervention is necessary in present synthesis technology. 
1.3 Thesis Organization 
Chapter 2 examines the synthesis of some common structures found in the components 
of a MCU. Synthesis can be controlled at the VHDL source code level. Different ways of 
writing the same thing can result in different circuits. Chapter 3 deals with the VHDL 
models of several MCU components and their synthesis. Comparison is made with 
existing human-designed circuits. Chapter 4 describes the construction and usage of the 
interface tool. Chapter 5 concludes with a discussion of the ways of influencing the 
synthesis process at the source code level. 
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Chapter 2 
Synthesis of Common Structures in a 
Microcontroller 
2.1 Limitation of Synthesis Tools 
Although the IEEE VHDL standard has a rich set of constructs for programmers to do 
simulation, not all of them are supported for synthesis. One can describe anything 
imaginable with VHDL, and then simulate and verify it. Still the synthesis tool may not 
be able to synthesize it unless only the synthesizable subset of VHDL is used and certain 
coding styles are followed. This somehow restricts the programmer to code the design in 
a clumsy way. The synthesizable code is also not easy to understand. For example, if 
one wants to describe a process in which different things are done at the rising and 
falling edges of a signal, one would write 
process 
begin 
wait until sig'event； 
if (sig = '1') then 
things to be done at rising edge 
else 
things to be done at fal l ing edge 
end if； 
end process； 
Although the above is legal VHDL and can be analyzed and simulated perfectly, the 
synthesis tool (Synopsys VHDL compiler) will complain that this form of wait statement 
is not supported. One is then forced to write in the following way to conform to the 
coding guidelines. 
rise ： process 
begin 
wait until sig'event and sig = 11'； 
do things for rising edge 
end process; 
f a l l : process 
begin 
wait until sig'event and sig = '0'； 
do things for fal l ing edge 
end process； 
The above conforms to the synthesis writing guidelines. However it is not as brief as the 
previous. Moreover, there are two processes now and if both of them drive the same 
signal, resolution function comes into play which further complicate the problem. 
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Even though the VHDL is made to be synthesizable, the resulting circuit may not be 
satisfactory for a number of reasons. The most important one is that the circuit is not 
workable due to hazards in the circuit. Timing problems are common in a circuit with 
latches which are used to implemented if-then statements. The following statement 
i f ( a s '1' ) then 
c <= •0•; 
e l s i f ( b = ' l ' ) then 
c <= '1'； 
end i f ; 
will be mapped to the circuit in Figure 2-1 which will not work as intended. Things like 
combinational feedback, false triggering due to glitches can also cause improper 
operation. These hazards can sometimes be avoided by rewriting the VHDL code. 
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Figure 2-1 S-R latch from synthesis. 
Structure of the circuit also affects how it performs. One can control the structure of the 
synthesized circuit through the source VHDL. For example, instead of lumping 
everything in a single process statement, one can split it into several processes 
communicating through signals. This can make the code easier to be synthesized 
efficiently. Another example is use of storage elements, one can control the placement of 
flip-flops or latches by careful usage of wait and if statements. 
Hence, limiting to some subsets of VHDL is not sufficient, careful writing of VHDL is 
also needed. Information on how the tool synthesize circuit is also needed to write 
efficient VHDL. Experimenting with the tool can help gain some experience and 
confidence in writing VHDL and doing sucessful synthesis. 
Hints oil how to generate circuit must be provided in form of style writing to guide the 
synthesis tool, 
2.2 Synthesizable VHDL for Common Structures 
Since the synthesis tool has to rely on the hints of the programmers to synthesize a 
circuit efficiently, the way in which VHDL codes are written has large effect on the 
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results. Good VHDL codes can result in circuit that can match those created by human 
designers. In the course of writing the VHDL codes for a number o fMCU components, 
some experience on writing efficient codes is gained. Following is the difficulties 
encountered and ways of overcoming it. 
2.2.1 Counter 
Counters are used frequently in design such as timer, SCI, SPI for dividing input clock 




i f (rst = '1') then 
count <= "00000000‘; 
e l s i f (elk'event and elk = '1') then 
count <= count + 1； 
end i f ; 
end process; 
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Figure 2-2 8-bit synchronous counter from synthesis. 
Synthesis of the above will result in a bank of D flip-flops clocked by "elk" and an adder 
which increments the D outputs to the D inputs as shown in Figure 2-2. This circuit 
folly implements what the code says, add one to the current count value at the rising 
edge of "elk". The counter's speed is limited mainly by the speed of the adder and can be 
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made faster by using a faster adder, say carry look-ahead. However, it may not what 
the designer has ii‘ mind. He may want a ripple counter if speed does not matter much. 
I t is also smaller. This shows the different interpretation of the above VHDL by human 
design and synthesis tool. Humans know or regard it as a counter driven by elk which 
can be implemented in the cheapest way as ripple counter. On the part of the synthesis 
tool, it is treated as an adder which increments a memory at the rising edge of "elk" and 
implemented i t tha t way. 
Then how can the programmer convey his intention to the synthesis tool through 
VHDL? The easiest way is to instance a cell from a library which has a ripple counter 
using the structural description of VHDL. However it will bind the design to a 
particular cell library which defeats the goal of being technology independent. Another 
way is to teach the synthesis tool to build a ripple counter through the VHDL code 
under the restriction of coding guidelines and synthesizable subsets. One coding rule 
that must be observed is only one clock edge is allowed in a process. Hence, knowing 
what the result (ripple counter) is like and the restriction imposed, the following code is 
found to produce a ripple counter (Figure 2-3). 
process(rst, elk) 
begin 
if (rst s '1') then 
a7 <a '0't 
e l s i f (elk'event and elk = '1') then 
a7 <- not(a7); 




if (rst = '1•} then 
a6 <= '0 ‘； 
e l s i f (a7'event and a7 = '1') then 





if (rst = '1') then 
a5 <= '0'; 
e l s i f (a6' event and a6 = ' 1') then. 





if � r s t = '1') then 
a4 <= •0•i 
e l s i f (a5'event and a5 = '1') then 





if (rst = 11') then 
a3 <= '0'; 
e l s i f (a4'event and a4 = '1') then 
a3 <= not(a3); 





i f (rst = '1') then 
a2 <= '0'； 
e l s i f (a3'event and a3 = '1') th6n 
a2 <= not (a2)； 




i f (rst = '1') then 
al <= '0'; 
e l s i f (a2'event and a2 = '1') then 
al <= not(al)； 




if (rst = ' l , ) then 
aO <= •0•; 
e ls i f (al' event and al = 'X' ) then. 
aO <= not(aO); 
end i f ; 
end process; 
count <= aO & al & a2 & a3 & a4 & a5 & a6 & a7； 
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Figure 2-3 8-bit ripple counter from synthesis. 
I t is a tedious way to get a ripple counter from pure VHDL and synthesis. It is also not 
as brief and easy to understand as the previous one. Essentially, it is the same as 
instancing flip-flops one by one. 
Range in a signal declaration may be honored by simulation but ignored by synthesis. 
In counter description, counter declared with range of 0 to 14 and 0 to 15 will be 
synthesized to the same 4-bit counter. 
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2.2.2 Set-Reset Latch 
A common structure used in sequential logic circuit to store a state is the S-R latch 
shown in Figure 2-4. The state "q" is set or reset by the active high "S" and "R" 




i f (r = '1') then 
q <= * 0'； 
e l s i f (s = '1') then 
q <= '1'; 
end i f ; 
end process； 
Figure 2-4 S-R latch formed by two cross coupled NOR gates. 
O q b 
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Figure 2-5 S-R latch from synthesis (with timing problem). 
The synthesis result is shown in Figure 2-5. The synthesized circuit faithfully 
implements the above VHDL description. However it is not as compact and simple as 
the S-R latch of Figure 2-4. Moreover, it may not work as desired when it is reset if the 
OR gate is slower then the NOT gate as depicted in Figure 2-6. The above code is 
interpreted by the synthesis tool as "q" is assigned only when either "r" or "s" is asserted 
and preserves its old value when "r" and "s" are both '0', Hence a latch is inferred to 
store the value of "q" for the latter case. The latch is opened when either "r" or "s" is 
asserted (the OR gate) and the input is '0' or T depending on the value of "r". This is 
how the tool implements an if-elsif-endif statement. It has done its job although the 
result is not as good as the S-R latch. 
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cannot reset the latch 
Figure 2-6 Timing relationship of the S-R latch from synthesis. 
In order to achieve better results, more hints must be given to the tool through the 
VHDL description. Since the "q" in the above code is not assigned under the condition r 
= s = '0' which causes a latched to be inferred, an else clause is added to the if-statement 
as shown below 
process(r, s) 
begin 
if (r = -1') then 
q <= •0•; 
e l s i f (s = '11) then 
q <s 'I1; 
else 
q <= q； 
end i f} 
end process ； 
O q b 
Figure 2-7 S-R latch from synthesis (without timing problem). 
Result of synthesizing the above is shown in Figure 2-7. This time the result looks more 
similar to the S-R latch and is smaller than the previous result. The else clause makes 
the tool to feedback the "q" output instead of using a latch to store its value. Moreover 
this circuit does not has the potential timing of the previous one. As long as "r" or "s" is 
asserted for a duration longer than the feedback loop, the circuit will work as required. 
There is one more point to be noted for the if statement. If both "r" and "s" are asserted 
at the same time, "r" will always take precedence and "q" will always be '0' even both of 
them are deasserted at the same time. Synthesis has also taken this into account and 
reproduces this behavior in hardware, Figure 2-5. "s" can be given this priority by 
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writing it as the first condition in the if statement. However the S-R latch is 
symmetrical and neither S nor R has any priority. Value of Q will be determined by the 
gate and wire delay if S and R are deasserted at the same time. As simultaneous 
assertion, hence simultaneous deasseration, of set and reset inputs will not happen for 
proper usage of S-R latches, the order of the conditions does not matter. 
Although it is known that "r" and "s" will not be asserted at the same time, the synthesis 
tool does not know this fact from the above VHDL code. It will take care of the case 
when both "r" and "s" are T and create extra logic to prioritize "r" over "s" (see below 
section 2.4 about D flip-flops). This will increase the size of the result circuit which 
becomes intolerable for VHDL codes with many if statement. So this hint has also to be 
conveyed to the synthesis tool through the VHDL code. The following VHDL code 
accomplish this 
process(r, s) 
variable sel ： std—logic_vector(0 to X)； 
begin 
sel « r & s ; 
case sel i s 
when "01" :s> 
q <s '1'； 
when *10 * => 
q <= 0 •； 
when "00"=> 
q <= q； 
when others => 





Figure 2-8 S-R latch from synthesis (using case statement). 
By encoding "r" and "s" and using case statement to enumerate all the conditions, no 
priority is given to "r" or "s". If V and "s" are both l 1 , "q" will be assigned a which 
means don't care as indicated in the "when others =>" clause. Synthesis can make use of 
this "don't care" to simplify logic and assigns whatever to "q" that consumes less 
hardware. The synthesis result is shown in Figure 2-8. It is found that the tool assigns 
T to "q" when both "r" and Ms" are asserted. If the clause "when "11" => q <= 'O'" is 
added to the case statement, the synthesis result will be the same as the previous one 
Figure 2-7. The addition statement indicates priority be given to "r". In this case there 
is no improvement in the synthesized circuit, but for more complex logic with more set 
and reset conditions the difference can be significant. 
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The last VHDL description can provide more information for better synthesis. However 
it is not as readable and descriptive as the previous ones for human. One can easily 
comprehend the behavior of the first VHDL code but it not true for the latter one. This 
way of writing has weaken the documentation function of VHDL. Thus there is a 
balance of readability and synthesis quality due to the nature of the language and 
synthesis. 
Finally, the following VHDL code will be synthesized to exactly the S-R latch. 
q <= (qb nor r); 
qb <= (q nor s)； 
which is even worse in describing the behavior. 
2.2.3 D Latch 
A latch is transparent when the enable input is asserted and holds the value just before 
the enable input is deasserted. This behavior can be described with the VHDL if 
statement as below. 
process(r, s, d, g) 
begin 
if (g = '1') then 
q <= d; 
end i f ; 
end processjf 
� O 





Figure 2-9 D latch from synthesis. 
The synthesized circuit is shown in Figure 2-9. An else clause can be added to the if 
statement to instruct the tool to implement the latch by gates as below 
process(r, s, d, g) 
begin 
if (g - '1') then 
q <= d; 
else q <= q； 
end i f ; 
end process; 
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Figure 2-10 D latch from synthesis (with else clause). 
The synthesis circuit is shown in Figure 2-10. A feedback path is created to store the 
value of "d" when "g" goes low. A latch with asynchronous reset is described in VHDL as 
process(r, s, d, g) 
begin 
if (r = 'I') then 
q <= '0•； 
e ls i f (g = 'I') then 
q d; 
end i f ; 
end process; 
O O q b 
LDl 
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Figure 2-11 D latch with asynchronous reset from synthesis (with 
timing problem). 
Synthesis result of the above is shown in Figure 2-11. Reset of the latch is done by-
loading a value of '0' to the latch when "r" is high. If "r" goes from high to low, the data 
input goes from low to high if "d" is high and the enable input goes from high to low at 
about the same time. The latch will not be reset if the NOR gate is faster than the OR 
gate. Adding an else clause to the above if statement results in the following VHDL code 
and circuit shown in Figure 2-12. 
process(r, s, d, g) 
begin 
i f (r = '1') then 
q < =s • 0 •; 
e l s i f (g = '1') then 
q <=： d; 
else q <= q; 
end i f ; 
end process; 
2-10 
它 D q b 
Figure 2-12 D latch with asynchronous reset from synthesis (with 
else clause) . 
This time the circuit can be reset properly. For D latch with both set and reset, the 
following code will produce circuit shown in Figure 2-13. 
process(r, s, d, g) 
begin 
if (r = '1') then 
q <a '0 '; 
e l s i f (s = '1') then 
q <= '1*： 
e l s i f (g = '1') then 
q <= d; 
end if； 
end process； 
O q b 
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Figure 2-13 D latch with asynchronous set and reset from synthesis 
(with timing problem). 
And the following will be synthesized to the circuit shown in Figure 2-14. 
process(r, s, d, g) 
begin 
if (r '1' ) then 
q <= '0 '； 
els i f (s = '1') then 
q <= '1'r 
e l s i f (g 二 '1') then 
q <= d； 
else 
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^ure 2-14 D latch with asynchronous set and reset from synthesia (with alae 
clause). 
2.2.4 D Flip-flop 
A D flip-flop is an element which is sensitive to an edge of a clock signal. To describe a 
D flip-flop with both set and reset, the following code is used 
process(elk, d, r, s) 
begin 
if (r = '1') then 
q <= , 0 •； 
e ls i f (s s '1') then 
q <= '1'； 
e ls i f (elk'event and elk = '1') then 
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F:gure 2-15 D flip-flop with asynchronous set and reset from 
synthesis. 
Synthesis of the above code produces the circuit of Figure 2-15. Because of the if-elsif 
combination, priority logic is generated for the set and reset inputs. This is unnecessary 
if it is sure that they will not be asserted at the same time. In order to eliminate the 
priority logic, the following code is written. Don't care is assigned to "q" when "r" and V 
are both high. 
process(elk, d, r, s) 
variable sal ： std_logic_vactor(1 to 2); 
begin 
sel ：二 r & s; 
if (s = '1' or r = '1') than 
cas« sal i s 
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when "01"=> 
q <= •1,; 
when 10 •=> 
q <= •o'； 
when others s> q <= • - , ; 
end case； 
e l s i f (elk'event and elk = '1') then 
q <= d； 
end i f ; 
end process； 
Synthesis of the above code produces exactly the same circuit as before. It seems that 
the synthesis tool cannot comprehend the meaning of the don't care assignment and 
avoid the priority logic. 
2.2.5 Multiplexor 
To multiplex several, say 4, signal buses to a single bus, the following VHDL codes are 
intuitive and equivalent 
dout <=f a when sel s *00" else 
b when seX = "01" else 
c when sel = “10“else 
d； 
process(a, b, c, d, sel) 
begin 
case sel i s 
when "00"=> 
dout <= a; 
when "01"=> 
dout <= b； 
when "10"=> 
dout <= c； 
when "11" 
dout <= d； 
when others => 
nul 1 ； 
end case； 
end process； 
and the synthesis result is shown in Figure 2-16. 
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Figure 2-16 4-to'l multiplexor from synthesis. 
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Figure 2-17 Bus sharing among four components. 
Codes written in that way has made the synthesis tool to infer a 4-to-l multiplexor for 
each signal bit. In some designs (MCU), tri-state buffers and decoders are used in 
conjunction to share a common bus as shown in Figure 2-17. At any time, only one set of 
tri-state buffers is turned on for connection to the common bus. To instruct the tool to 
use this structure, the following code is used 
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dout <= a when sel = "00" else 'ZZ2ZZZZZ'; 
dout <= b when sel = -01- else 'ZZZZZZZZ''； 
dout <= c when sel = -10" else "ZZZZZZZZ"• 
dout <= d when sel = else -2ZZZZZZ2"; 
and the resulting circuit is shown in Figure 2-18. 
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Figure 2-18 4-to-1 multiplexor from synthesis, (with tri-state buffers},. 
2.2.6 Shift Register 
The following code will produce a shift register as shown in Figure 2-19 which is a 
straightforward implementation and poses no problem. 
process(rst, elk) 
begin 
if (rst » '1') then 
data <= '00000000'; 
e l s i f (elk'event and elk = '1') then 
data <= din & data(7 downto 1); 
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Figure 2-19 Shift register with asynchronous reset from synthesis. 
However for a shift register with both set and reset inputs, priority logic is produced to 
prioritize one over the other depending on which condition appears first in the if 
statement. Figure 2-20 shows a circuit resulting from the code below. 
process(rst, set, elk) 
begin 
if (rst = '1') then 
data <=i _00000000"; 
e l s i f (set = '1') then 
data <= "11111111"； 
e l s i f (elk?event and elk = '1 *) then 
data <= din v data{7 downto 1); 
end i f ; 
end process; 
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Figure 2-20 Shift register with asynchronous set and reset from synthesis. 
A shift register with preload input is written as follows 
process(load, elk) 
begin 
if (load = '1') then 
data <= load_<3ataf 
e l s i f (elk'event and elk = '1' ) then 
data <= din & data(7 downto 1); 
end i f ; 
end process; 
and the synthesis result is shown in Figure 2-21. 
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Figure 2-21 Shift register with preload from synthesis. 
If not all the bits in a shift register are reset or set, don't care must be assigned explicitly 
to the unaffected bits. Thus the code should be written as 
process (rst, elk) 
begin 
if (rst = '%') then 
data <= "00000000"； 
dout <= ； 
e l s i f (elk* event and elk = '1') then 
data <« d in & data(7 dovmto 1),-
dout <= data 0); 





if (rst 二 '1') then 
data <= "00000000"; 
e l s i f {elk' event and elk = 'X ' ) then, 
data <3. din & data (7 down to 1)； 
dout <= data (0)； 
end i f ; 
end process； 
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Figure 2-22 Shift regis, r from synthesis (with don't care specified). 
and the synthesis results are shown in Figure 2-22 and Figure 2-23 respectively. In the 
latter case, unwanted feedback loops and multiplexors will be generated for the 
unaffected bits. The synthesis tool chooses to assign the old values of the unaffected bits 
to themselves when the reset/set input is asserted without the don't care assignments. 
In general, assign don't cares to signals not affected by the conditions in if, elsif and else 
clauses. 
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Figure 2-23 Shift register from synthesis (without specifying don't care). 
2.2.7 Signal Affected by Two Signal Edges 
For VHDL codes to be synthesizable, no process can have more than one edge expression 
which is one of the following forms: 
(sig'event and sig = -- rising edge 
(sig, event and sig = ' 0 ') -- falling edge 
Suppose a signal "flag" is to be cleared and set by the rising edges of "clkl" and "clk2M 
respectively. The VHDL code of this model is 
process (clkl. clk2) 
begin 
if {clkl'event and clkl = '1') then 
flag <= '0‘； 




However the above code is not synthesizable because it contains more than one edge 
expression. In order to make it synthesizable, two processes with only one edge 
expression in each of them are written in place of the single process. 
process(clkl, flag) 
begin 
if (flag - 'X') then 
setf lag <= '0'; 
e l s i f (clkl'event and clki = '1') then 
setf lag <=?• *1' ? 
end i f ; 
end process; 
process (cllc2: setflag) 
begin 
if ( s e t f l a g - '1') then 
flag <= _1•; 
e l s i f (clk2 'event and cllc2 a '1') then 
flag <= » 0 • »• 
end if； 
end process; 
A signal called "setflag" has been introduced for communication between the two new 
processes. 
2-18 
2.2.8 Combinational Feedback 
Combinational feedback is a loop path that passes through no storage element like latch 
or flip-flop. I t will be created in processes which both read and assign to the same 
signals. In the following code [13], "a" is read in the if statement condition (if a = b then) 
and assigned in the rest of the statement ( a <= '0', a <= c). 
process(c, b, a) 
begin 
i f a s b then 
a <= '0 '； 
else 
a <= c; 
end i f ; 
end process; 
Synthesis of the above code is shown is Figure 2-24. Although the VHDL code is simple, 
"a" is assigned '0' or "c" depending on whether it is equal to "b" or not. And it is correct 
VHDL code and is common in other languages like C, Pascal. However VHDL process is 
different in that it is a concurrent statement and is executed whenever the inputs (a, b, 
c) change. Problem will occur if both "c" and "b" are both high where "a" will toggle 
forever. 
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Figure 2-24 Combinational feedback within a process. 
The previous difficulty can be detected easily as "a" is both read and assigned in the 
same process, hence the feedback path can be seen inside the process. Combinational 
feedback can also be created among processes. For example, the following will be 
synthesized to circuit shown in Figure 2-25. 
process(RST, tdrf, tc) 
begin 
if (RST 二 '1') then 
load_shreg <= '0'; 
else 
i f tdrf = '1' and tc = '1' then 
load_shreg <= 11•; 
else 
load_shreg <= '0'； 
end i f ; 




if load 一 s h r e g = '1, then 
tc <- '0'; 
else 
tc <» '1'? 
end i f ; 
end process； 
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The feedback is through the signal "tc" which is affected by "load一shreg" in the second 
p r o c e s s - T ^ s k ^ d of combinational feedback is more difficult to detect if the number of 
interaction processes is large. 
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Figure 2-25 Combinational feedback between two processes. 
The above problem can be solved by making one process synchronous to a clock signal. 
In this way the combinational feedback path is broken by the insertion of a flip-flop. In 
VHDL, a wait statement for the clock signal can be added as shown below 
process 
begin 
wait until P02'event and P02 = •1'； 
if a = b then 
a <= 10 *； 
else 
a <= c; 
end ifr 
end process梦 
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Figure 2-26 Breaking a combinational loop within a process by a 
flip-flop. 
The synthesis result is shown in Figure 2-26. Signal "a" now only changes values at the 
rising edge of clock "P02". I t will not oscillate wildly as in the previous case. 
For the second case, only one process need a wait statement. 
process (RST< t<±Cf, tc) 
begin 
i f (RST « .1') then 
load_shreg <= •0 »； 
else 
if tdrf = '1' and tc s '1' then 
load_shreg ' 1'; 
else 
loadLshreg <=? 1 0 '; 
end i f ; 





wait until PO2'event and P02 = ,1•; 
i f load 一 s h r e g s •l• then 
tc <= _ 0 •; 
e lse 
tc <= •1•; 
end i f ; 
end process； 
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Figure 2-27 Breaking a combinational loop between two processes by a flip-
flop. 
The synthesis result is shown in Figure 2-27. The circuit is now made synchronous to a 
clock signal P02. 
2.2.9 Short Pulses 
The following describes a flag OCF that is set by "setOCF, and cleared by asserting 
"r_tsr" and then "r_cmplo". The following is simulated to be working correctly. However 
the synthesis circuit shown in Figure 2-28 does not work as intended. 
process(setOCF, clearOCF, OCF) 
begin 
if setOCF = * 1' then 
OCF <= '1'; 
e l s i f clearOCF = '1' then 
OCF <= '0‘； 
else 
OCF <® OCF; 
end if J 
end process; 
process(settemp, temp, r_cmplo) 
begin 
if settemp « 111 then 
temp <- '1'; 
e l s i f r_cmplo = '1' then 
temp <= '0‘； 
else 
temp temp; 
end i f ; 
end process; 
clearOCF <= r_cmplo and temp; 
settemp <= r_tsr and OCF; 
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Figure 2 28 Short pulse in flag logic. “ 
OCF can be set by "setOCF" but cannot be cleared by the above said sequence. It is due 
to the duration of the "clearOCF" signal is not long enough to reset the flag. "clearOCF" 
is the AND of "r一cmplo" and "temp". When "r一cmplo" goes high, "clearOCF" goes high 
also. But at the same time, "temp" is reset by "r一cmplo" to low. Since "clearOCF" is the 
AND of "r一cmplo" and "temp", it goes low promptly after it goes high. This short 
duration is not sufficient to reset the flag. This hazard is not easy to be detected at the 
VHDL source code level since the code will be executed no matter how narrow the signal 
pulse in VHDL simulation. 
To remedy the above situation, either a wait statement for a clock signal is added to one 
of the process or use another signal to reset the "temp" latch as in Figure 2-38. 
2.2.10 Register Transfer Logic 
Following is the VHDL description for transfers among two registers and outside. 
Signal "a2b" means transfer the of content of a to b and similar for the other signals. 
process (a2b, b2a, d2a, d2b, a2d, b2d, corranbus) 
begin 
i f (a2b ss '1” then 
breg <= areg； 
els i f (d2b = '1') then 
breg <= cotranbus ； 
end i f ; 
if (b2a = '1') then 
areg <= breg； 
e ls i f (d2a ； • • ) then 
areg <s comntbus； 
end i f ; 
if (a2d = '1*) then 
conunbus <= areg; 
e l s i f (b2d = '1') then 
conunbus <= breg ； 
else 
commbus <= 'Z'; 
end i f ; 
end process； 
aout <s areg; 
bout <« breg; 
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Figure 2-29 Transfer between two registers (without shared bus). 
The synthesis result is shown in Figure 2-29. It is more complicated than it should be. 
Three multiplexors are used to implement the priority implied in the three if statements. 
Two multiplexors are used for routing to the latches and one to the tri-state buffer. The 
circuit can be siiuplified by transferring the contents of the registers through the 
"commbus" instead of directly between them. This can be hinted to the synthesis tool by 
modifying the above code to the following 
process (a2b, b2a, d2a, d2b, a2d, b2d, commbus) 
begin. 
if (a2b =： '1 • or d2b s ' 1') then 
breg <- commbus； 
end i f ; 
if (b2a = '1' or d2a = '1') then 
areg <= conunbus; 
end i f ; 
if (a2d =s '1' or a2b : ' 1' ) then 
commbus <= areg; 
e ls i f (b2d ^ '1' or b2a = '1' ) then 
commbus <= breg; 
else 
commbus <= 1 Z' 
end i f ; 
end process; 
aout <= areg； 
bout breg； 
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Figure 2-30 Transfer between two registers (through shared bus). 
Instead of assigning "areg" to "breg" (breg <= areg), "areg" is assigned to "commbus" and 
"commbus" to "breg" in the above code when "a2b" == T . Synthesis of the above produces 
the circuit in Figure 2-30. Two multiplexors have been eliminated by the above 
approach. The remaining multiplexor can also be removed by replacing the third if-elsif 
statement by two separate assignment statements to commbus as below 
commbus <= areg when a2d =： 11' or a2b = ' 1' else 
commbus < = breg when b2d = ' 1' or b2a = ' 1' else 
• Z •； 
process(a2b, b2a, d2a, d2b, commbus) 
begin 
if (a2b = '1* or d2b = 'I') then 
breg <= commbus; 
end i f ; 
if (b2a = '1' or d2a = '1') then 
areg <=： commbus； 
#nd i f ; 
end process； 
aout <= areg； 
bout <=t breg 
2-24 
r ( �connbus 
|卜 —i~Obout 
LD1 
b�eg_r e | 
d 2 b [ ^ Jusay P 1 
b 2 a O - f — \ 
b2dO y U33/ 
~ 1 ¾ ^ il 
a2bO 
a 2 d O j _ U 4 0 / " ~ 
_ i- a O a o u t 
LD1 
d2aQ> J P 
Figure 2-31 Transfer between two registers (through shared bus and tri-state buffers). 
Synthesis result is shown in Figure 2-31. The tri-state buffer and multiplexor 
combination is replaced by two tri-state buffers which not only save area and also is 
simpler. The VHDL code for transfers among three registers is shown below with 
synthesized circuit shown in Figure 2-32. 
commbus <= areg when a2d = ' 1' or a2b = ' 1' or a2c = ' 1' else 
'Z'； 
commbus <= breg when b2d = ' 1' or b2a = ' 1' 
or b2c = 11' else 
commbus <= creg when c2d = • 1 • or c2a = ' 1' 
or c2b = '1' else 
,Z,; 
process(a2b, a2c, b2a, b2c, d2a, d2b, 62c, 
commbus) 
begin 
if (a2b = '1' or c2b = '1, or d2b =： '1') 
then 
breg <= commbus； 
end ifr 
if (b2a = '1' or c2a = '1' or d2a = •]••) 
then 
areg <= commbus； 
end i f ; 
if (a2c = '1' or b2c = '1' or d2c : '1') 
then 
creg <= commbus； 
end i f ; 
end process; 
aout <= areg; 
bout <= breg; 
cout <= creg; 
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Figure 2-32 Transfer among three registers (through shared bus and tri-state buffers). 
2.2.11 Status Flag 
It is a common practice that a status flag is set by certain event and cleared by reading a 
the status register followed by reading another register related to the setting of the flag. 
For example, in the timer, the output compare flag (OCF) is set when the current count 
matches the value held in the output compare register. It is cleared by reading the 
timer status register (TSR) first and then the lower byte of the output compare register 
(CMPLO). To code this behavior in VHDL, the most natural way is 
process(RST, r_tsr, r一cmplo, setOCF) 
signal temp : st<i_logic； 
begin 
i f (setOCF = '1') then 
OCF <= '1'; 
e l s i f (r_tsr = ' 11 and OCF -. ' 1') then 
temp <= '1‘； 
e ls i f (r_cmplo = ,1, and temp - '1') then 
OCF <= * 0'; 
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Figure 2-33 Flag logic from synthesis (single process statement). 
and the synthesis result is shown in Figure 2-33. Simulation done on the source code 
and the synthesized circuit is shown in Figure 2-34 and Figure 2-35 respectively. It is 
found tha t the circuit does not work as intended. The "setOCF" signal sets the OCF flag 
when it is asserted. When "setOCF" drops OCF cannot retain its state of being set. It is 
due to the difference in delay from the "setOCF" to the data input and enable input of 
the OCF latch and the dependence of them on the same signal "setOCF". When the 
"setOCF" is asserted, the enable input goes high after the data input. It does not matter 
as the latch opens after the data becomes valid. However, when "setOCF" is deasserted, 
the data input goes low earlier than the enable input. Hence at the time the latch is 
closed, the data input returns to zero and this value is held in the latch when the enable 
input is deasserted. As a result the OCF flag can never be set. Delay should be 
introduced at the data input to correct the circuit. However, this cannot be done at the 
VHDL source code because firstly, signal delay is not supported and secondly there is no 
idea of what the circuit synthesized looks like at the source code level. 
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Figure 2-34 Simulation of the flag logic VHDL code with single process 
statement. 
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Figure 2-35 Simulation of the synthesized flag logic with single process 
statement. 
To simplify the circuit generated, more information on the desired structure is provided 
by splitting the single process into two processes. This indicates that two separate 
latches are used for storage of the status flag and the temp flag. 
process(temp, r_cmplo, setOCF) 
begin 
if (setOCF = '1') then 
OCF <= •1•; 
e l s i f (temp = '1' and r_cmplo a '1') then 
OCF * 0'； 




if (OCF = '0') then 
temp <= • 0 •；' 
e l s i f (OCF = ' 1' and r_tsr ：，' 1' ) then 
temp <= '1'； 
end i f ; 
end process； 
The circuit generated (Figure 2-36) is simpler than the previous, but it suffers from the 
same problem of incorrect data latching as before. Anyway, the tool gives better circuit 
with this more informative description. 
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Figure 2-36 Flag logic from synthesis (two process statements). 
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Since the error is due to the use of level triggered latches, one way to guide the 
synthesis to produce correct result is to infer flip-flops instead of latches from the VHDL 
source code. Thus edge expressions are used in some of the elsif conditions as shown 
below 
process (temp, r一cit l^o, setOCF) 
begin 
i f (setOCF = •1•) then 
OCF <==： 1 •； 
e l s i f (r_cmplo'event and r一cmplo s ,11) then 
i f (temp a '1') then 
OCF <= •0‘； 
end, i f ; 




if (OCF '0' ) then 
temp <m '0'； 
e l s i f (r_tsr' event and r一tsr := '1') then 
temp <s OCF; 
end i f ; 
end process； 
Synthesis result of the above is shown in Figure 2-37. Two flip-flops are used instead of 
two level triggered latches for storage. Instead of sensitive to the level of tiie r_tsr and 
r_cmplo signals, it is triggered at the rising edges of them. Now the circuit will not latch 
in incorrect data as the data input is independent of the clock input. The circuit works 
as specified in the VHDL code but its size is bigger than it should be. As seen from 
circuits made by human designers, they use two cross-coupleds to do the job which 
consume much less silicon. With this in mind and the experience gained from writing a 
S-R latch, the following code is written 
R5TO 
如 tOCFO p^O 
J R ~ N I R X 人 
1 ~ J U 3 > H h-TG>0CF 
FD2 ‘ ^ FD4 
tenp«re ) OCF-r ec 
r 一 t s r O “> » w 
p ~ n 
r _cnp I o t � • 1 




if setOCF =s '1' then 
OCF <= '1' ? 
e l s i f r_cmplo = '1' and temp = '1' then 
OCF <= ,0•; 
else 
OCF <= OCF； 
end i f ; 
end process； 
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process(r一tsr, OCF, settenp) 
begin 
i f r_tsr a '1' and OCF : 'I' then 
temp <= •1•； 
e l s i f OCF = '0' then 
temp <= •0•; 
else 
temp <s temp; 
end i f ; 
end process； 
The circuit produced is shown in Figure 2-38. This time the circuit is much smaller than 
that in Figure 2-37 and works as required. Simulation result of this circuit is shown in 
Figure 2-39. 
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Figure 2-38 Flag logic from synthesis (two process statements with else clauses). 
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Figure 2-39 Simulation of synthesized flag logic (two process statements 
with else clauses). 
2.2.12 Register Access 
In VHDL code, signal transaction takes place instantaneously. An concurrent 
statement, e.g. process, can finish all computation and accurately present the outputs as 
soon as the inputs change. Hence a piece of VHDL code can be written without any 
timing consideration and verified by simulation to be correct. In describing the reading 
and writing of registers located at different addresses, one can simply use a case 
statement to determine which register is being accessed and do signal assignments 
depending on the logic level of the read/write “rw” signal. The following code behaves 
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perfectly in simulation. Data is stored into or fetched from the register immediately 
af ter the address is presented. However the synthesized circuit (Figure 2-40) does take 
t iming seriously. 
p r o c e s s ( a d d r , d a i , r w ) 
b e g i n 
d a i < = • z • ; 
c a s e a d d r i s 
w h e n r e g O a d d r = > 
i f ( r w = ' 1 ' ) t h e n 
d a i < s r e g O ; 
e l s e 
r e g O < = d a i ; 
e n d i f i 
w h e n r e g l a d d r = > 
i f ( r w = ' 1 ' ) t h e n 
d a i < = r e g l ； 
e l s e 
r e g l < = d a i ； 
e n d i f ; 
w h e n r e g 2 a d d r = > 
i f ( r w = » X ' ) t h e n 
d a i < s r e g 2 ； 
e l s e 
r e g 2 <= d a i ; 
e n d i f : 
w h e n r e g 3 a d d r = > 
i f ( r w s ' 1 ' ) t h e n 
d a i <=s r e g 3 ; 
e l s e 
r e g 3 <= d a i ; 
e n d i f ; 
e n d c a s e ; 
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Figure 2-40 Register read I write (asynchronous). 
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As the enable inputs of the latches are driven by combinational logic, there is the 
possibility of glitches appearing when the addresses are making transitions. These 
g H t c h e s m a y c a u s e incorrect data to be latched. The circuit can never reproduce the 
ideal behavior of the VHDL code. 
As timing consideration is important in the actual circuit, it must be taken care also at 
the VHDL level. A common practice is to synchronize all transfer by a clock signal. 
This can be done easily in the VHDL code by adding a "wait clock'event and clock = T " 
at the beginning of the process. 
1 Z FD1 I � ^ ^ �-'f i—,爾 
— ” W t F D 1 
,•• ^^  r«g2.r« | ’••_•• I dai.r«c 
丨 Vy^  ^ pi > 
rvql.r«j 
I各 u 
<ddr�1 ff ！^ 
P«2C^  
Figure 2-41 Register read I write (synchronous). 
The synthesized result is shown in Figure 2-41. Now the data flip-flops are 
synchronized at the rising edge of the clock and the previous problem of incorrect data 
latching is gone. However the data registers become flip-flops which consume more 
area, particular when the registers are more than one bit wide. Another shortcoming of 
the above two pieces of VHDL code is that the registers are assigned inside the same 
process where addresses are decoded. So other operations on the registers are also 
needed to be written there which result in a large process and more complicated circuit 
being synthesized. 
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To use latches and prevent glitches from entering their enable inputs, two processes are 
written. One for decoding the addresses and one for writing to the latches. The 
synthesized circuit is shown in Figure 2-42. 
process 
begin 
wait unti l p02'event and p02 = '1'； 
r_regO <= 101； 
w_regO <= '0'； 
r_regl <- '0'； 
w_regl <= •0•; 
r 一 r e g 2 <= •0•; 
w_reg2 <= ' 0'； 
r_reg3 <= •0 *; 
w_reg3 <=s ' 0 * ； 
case addr i s 
when regOaddr => 
r_regO <= rw; 
w_regO <= not(rw); 
when regladdr => 
r一regl <= rw； 
w 一 r e g l <= not(rw)； 
when reg2addr => 
r一reg2 <= rw； 
w_reg2 <= not(rw)； 
when reg3 addr => 
r一reg3 <= rw； 
w_reg3 <= not(rw)； 
end case； 
end process； 
process(w_regO, w_regl, w_reg2, w_reg3) 
begin 
if (w_regO = '1') then 
regO <=; dai ； 
end if； 
i f (w_regl = 'X') then 
regl <=； dai; 
end if； 
i f (w_reg2 = '1'} then 
reg2 <= dai; 
end if； 
if (w_reg3 = '1') then 
reg3 <= dai； 
end if； 
end process； 
dai <= regO when r_regO = '1' else 'Z» ； 
dai <a regl when r_regl = '1' else 'Z'; 
dai <= reg2 when r_reg2 = '1' else ' Z'； 
dai <= reg3 when r_reg3 = '1' else 'Z'; 
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Figure 2-42 Register read I write (synchronous). 
2.2.13 Clock Divider 
Clock divider is commonly used in circuits to divide an input clock signal by a certain 
value. A divide-by-23 counter can be written such that the count is reset synchronously 




variable count ： integer range 0 to 31； 
begin 
wait until elk'event and elk = •l'； 
count ：= count + 1； 
i f (count = 23) then 
count ：= o； 
end i f ; 
i f count = 0 then 
outclk <s not(outclk)； 
end i f ; 
end process； 




if (count = 23) then 
count <= 0； 
e l s i f (elk'event and elk = '1' ) then 
if count = 0 then 
outclk <= not(outclk); 
end i f ; 
count <= count + 1； 
end i f ; 
end process； 
oclk <= outclk; 
Synthesis of the above VHDL codes result in the circuit shown in Figure 2-43 and 2-44. 
In the latter case the circuit is simpler, but it has a potential hazard. Since the flip-flop 
reset inputs are fed by the output of a 4-input NAND gate, glitches may be present to 
false reset the flip-flops. The former circuit does not have this problem but is larger in 
area. 
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Figure 2-43 Clock divider from synthesis (synchronous reset). 
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Figure 2-44 Clock divider from synthesis (asynchronous reset). 
The output of the divider is a the Q output of a flip-flop. This is to make sure that the 
output is glitch-free because it is supposed to be used to drive other circuits. 
2.2.14 Communication among Processes 
When there are several processes interacting in a VHDL model, signals must be used for 
communication among them. To avoid the introduction of resolution function, each 
signal should be driven by only one process, the other processes can only read the signal. 
Suppose the "setOCF" signal is driven by process A to indicate to process B to set the 
flag called OCF in process B. How long should process A asserts "setOCF"? If process B 
is sensitive to the edge of "setOCF", then process A can assert "setOCF" and drop it at 
any time. If process B is sensitive to the level of "setOCF", then process A must drop it 
after process B has finished its job, otherwise the flag OCF will always be set. One way 
to accomplish it is to establish two-way communication between process A and B. 
Process A asserts "setOCF" when required and deasserts it when OCF is set. The code is 
like 
A ; process(OCF, . . . ) 
begin 
if (condition to set OCF) then 
setOCF <= '1'; 
e l s i f (OCF = '1') then 
S E T O C F < = ' 0 ' ; 
else 
setOCF <s setOCF; 
end i f ; 
2-36 
end process； 
B : process(setOCF, clearOCF) 
begin 
i f (setOCF = '1') then 
OCP <=： • 1 •; 
e l s i f (clearOCF = '1') then 
OCF <= •o•; 
e l se 
OCF <= OCP； 
end i f ; 
end process； 
Another way is one-way communication in which process A pulses the "setOCF" signal 
synchronous to a clock. The VHDL code looks like 
A ： process 
begin 
wait unti l clov-k' event and clock = ' 1'； 
setOCF <= '0'； 
i f (condition to set OCF) then 
setOCF <= '1'； 
end if； 
end process； 
The second method is safer as the "setOCF" signal is now synchronous to the clock and 
is driven by the Q output of a flip-flop. Hence it is glitch-free and will not false set the 
"OCF" flag. In the first method, the "setOCF" signal may have gUcches that will false set 
the flag. Moreover "setOCF" in the second method has a guaranteed pulse duration of 
one clock period. "setOCF" in the first may have very short duration depending on the 
logic of process A and B. The first "setOCF" can be used to triggered other processes. 
The second "setOCF" may be too short to drive other processes. 
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Chapter 3 
Synthesis of Components of a 
Microcontroller 
3.1 Timer 
The t imer model is written based on the specification sheet of the timer of a MCU named 
68HC05F2. To write a VHDL model which can be both simulatable and synthesizable, 
the experience of the previous chapter is employed. There are certain operations to be 
carried out by this timer. These include counting up a 16-bit register, capturing the 
current value of the counter to a register when the input capture pin is asserted and 
signaling tha t a certain count value is reached by the free running counter. Control of 
the t imer is done through reading and writing the available registers. Flags inside the 
timer are set and cleared by combination of these operations to indicate the status of the 
timer. 
Concurrent process is written for each divisible operation of the timer. Divisible 
operation means one that performs everything related to a signal, for example the input 
capture operation takes care of all the events that affects the input capture register. 
Coordination among processes is done by signals assigned in one single process and 
read by other processes. Each process is responsible for computing the values for all 
signals driven by it. It is desirable to divide the operations into such a way that each 
process drives as small number of signals as possible. The operations inside the timer 
and the corresponding processes are described in details in the following paragraphs. 
1. The internal 16-bit counter is inhibited from counting when the timer inhibit input 
("TIMINH") is T . A process ("tclk_gen") is written for this operation. An internal 
clock ("count一elk") is derived from the input clock ("TCLK") and "TIMINH" for the 
counter. 
tclk_gen : process(RST, TCLK) 
begin 
i f (RST ~ _1,) then 
telk一on <= '0'； 
e l s i f (TCLK'event and TCLK = •£)•) then 
telle一on <= not (TIMINH); 
end i f ; 
end process,-
count一elk <= TCLK and telk一on; 
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2. The 16-bit counter ("counter") is reset by "KST" to $FFFC and counts up at the 
rising edge of "count_clk". 
counting ： process (RST, count一elk) 
begin "** 
i f (RST = '1') then 
cotuiter <= '1111111111111100' j 
e l s i f (coxint^clk'event and cotint_clk = ' i • ) then 
counter <w counter + • 0000000000000001•； 
end i f ； 
end process; 
counter_msb <= counter(15); 
3. Timer overflow is detected when the most significant bit of the counter 
("counter(15)") changes from T to '0'. A signal ("setTOF") is pulsed high for a 
period of "P02" when this change occurs. 
timer_OF ： process 
variable last_counter_msb : std_logic； 
begin. 
wait unt i l P02'event and P02 = '1'； 
i f (last_counter_msb = 11' and counter_msb = '0') then 
setTOF <= '1'； 
e l se 
setTOF <s '0'; 
end if； 
last_counter_rasb ：：«； counter一msb; 
end process! 
4. When the counter reaches the value held in the output compare register, a signal 
("setOCF") is pulsed high for a period of "P02". The signal "compare一out" is bound 
to have glitches. The output comparing process infer a flip-flop to make "setOCF" 
glitch-free. 
compare舞out <= ' 1' when (counter output一compare) else 
1 0 '； 
output_comparing : process 
variable last一compare一out ： std一logic; 
begin 
wait unti l P02'event and P02 = '1'; 
i f (last_compare_out = '0' and compare^out s 'l* 
and ou tpu t_c omp ar e_inhibi t = '0') then 
setOCF <=； ' 1'; 
e l se 
setOCF '0 '; 
end i f ; 
last一compare—out :：=? con^>are_out； 
end process； 
5 Saving of the counter value to the input capture register is done when the input 
pin ("TCAP") makes transitions. The signal "setlCF" is pulsed high for a period of 
"P02" when this occurs. 
input一 capturing : process 
variable lasttcap s std_logic; 
begin 一 
wait unti l P02'event and P02 = '1'； 
setlCF <= '0'; 
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i f 《（lasttcap = not(LEDG)) and (TCAP = IEDO) and 
(input一captur•一inhibit = '0 ')) than 
satlCF <= •1'； 
®nd i f ; 
lasttcap ：= TCAP; 
«nd procoss； 
6. The output pin "TCMP" is driven with the value of the bit "OLVL" in the control 
register when an successfiil output compare operation occurs, as signaled by 
"setOCF". 
temp一out : process(RST, setOCF, OLVL) 
begin 
i f (RST = '1') then 
TCMP • '0'; 
e l s i f (setOCF = '1') then 
TCMP <= OLVL; 
end if； 
end process; 
7. The input capture register is loaded with the counter value when an successful 
input capture operation occurs, as signaled by "setlCF". 
cnt_to一cap ： process(setlCF) 
begin 
i f (setlCF = '1') then 
input_capture <= counter； 
end i f ; 
end process; 
8. This simple timer has three status flags in the timer status register (TSR), namely 
timer overflow flag (TOF), input capture flag (ICF) and output compare flag (OCF). 
They are set by certain events and cleared by first reading the TSR and then 
accessing the lower byte of the counter register (CNTLO), input capture register 
(CAPLO) anH output compare register (CMPLO) respectively. Two processes are 
written, one for accessing the particular register and setting or clearing of the flag, 
the other for accessing the status register. 
ICF_sc : process(willclearlCF, r_caplo, setlCF, ICF) 
begin 
if(set lCF = '1') then 
ICF <= _1•; 
e l s i f (r_caplo 二 '1' and willclearlCF = '1') then 
ICF <= • 0 • ; 
else 
ICF <= ICF; 
end i f ; 
end process： 
w i l l c l e a r I C F _ s c : process(RST, r_tsr, ICF) 
begin 
i f (rsT = '1' or ICF = '0') then 
willclearlCF <= ' 0 ' ; 
e l s i f (r_tsr = '1' and ICF = '1') then 
willclearlCF <= 11'; 
e l se 
willclearlCF <= willclearlCF; 
end i f ; 
end procoss; 
OCF_sc : process(willclearOCF, r_cmplo, setOCF, OCF) 
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begin 
i f (setOCF =： '1') then 
OCF <= •1 •； 
e l s i f (r_cniplo = '1' and willclearOCF = ' l ' ) then 
OCF <= •0 I; 
e l se 
OCF <= OCP； 
end if； 
end process; 
willclearOCF一sc ； process(RST, r一tsr, OCF) 
begin "“ 
i f (RST = '1' or OCF =： '0') then 
willclearOCF <s 10'; 
e l s i f (r 一 t s r = '1' and OCF = '1') then 
willclearOCF <= •1•; 
e l se 
willclearOCF <= willclearOCF; 
end i f ; 
end process; 
TOF_sc ： process(willclearTOF, r_cntlo, setTOF, TOF) 
begin 
if(setTOF = '1') then 
TOF <= '1'； 
e l s i f (r一cntlo = 11' and willclearTOF = 'X') then 
TOF <= '0'； 
e l se 
TOF <= TOF； 
end if? 
e n d p r o c e s s j 
willclearTOF_sc ： process(RST, r_tsr, TOF) 
begin 
i f (RST - '1' or TOF = '01) then 
willclearTOF <= '0'; 
e l s i f (r_tsr : '1' and TOF =： 11» ) then 
willclearTOF <= ‘X'; 
e l se 
willclearTOF <s willclearTOF； 
end if； 
end process;:? 
9. The registers are read and written by signals decoded from the address and 
read/write signals. The read pulses are one "P02" period wide and the write pulses 
are half 702, , period wide. 
address_decode ： process (RST, P02) 
begin 
i f (RST s '1') then 
r_tsf <= •0•; 
r^tcr <= '01； 
ww 一 t c r <= '0'； 
r_caphi <- •0 
r_caplo <= '0'； 
ww一cmplo <•= ' 0 '; 
r_cmplo <= '0'； 
ww_craphi <= '0'; 
cmphi < 云 ' 0 ' ； 
r _ c n t h . i <= ' 0 ' ; 
r _ c n t l o ' 0 ' ; 
r _ a l t c n t h i <= ' 0 ' ； 
r_altcntlo <= •0,; 
e l s j f (P02'event and P02 = ,1.) then 
r _ t s r <= •0 
r_tcr •0•； 
WW_TCR < = ' 0 ' R 
C A P H I < = ' 0 ' ； 
r _ c a p l o <= ' 0 ' ； 
WW_CRAPLO < « 1 0 1 ； 
R_CMPLO < = • 0 ‘ ； 
WW_CMPHI < - ' 0 ' ; 
R _ C M P H I ' 0 ' ; 
r l c n t h i <= ' 0 ' ； 
r Z c n t l o <»• ' 0 ' ; 
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r_altcnthi <= •o•； 
r一altcntlo <= •0'； 
case ADDR^ S i s 
when tsr => 
r一tsr <= RW; 
when tcr => 
r_tcr <= RW； 
ww_tcr <= not(RW)； 
when caphi => 
r_caphi <= RW； 
when caplo => 
r_caplo <= RW； 
when cmplo => 
r_cmplo <= RW； 
ww 一 c m p l o <= not(RW)； 
when cmphi => 
r_cmphi <= RW； 
ww 一 c m p h i <= not(RW)； 
when cnthi => 
r一cnthi <= RW； 
when cntlo => 
r一cntlo <= RW; 
when altcnthi :=> 
r_altcnthi <= RW,-
when altcntlo => 
r_altcntlo <= RW； 
when others => 
null； 
end case； 
end i f ; 
end process； 
w_tcr <= ww_tcr and not(P02)； 
w 一 c m p l o <= ww 一 c m p l o and not(P02); 
w_cmphi <=s ww_cmphi and not (P02); 
10. The control and output compare registers are written in the following process. 
write__reg ： process (RST, w_tcr, w_cmplo, w_cmphi, DAI) 
begin 
i f (RST = '1') then 
ICIE <= * 0'; 
OCIE <= * 0'; 
TO IE <- ' 0 ‘; 
e l s i f (w_tcr = '1') then 
ICIE <= DAI(7)； 
OCIE <= DAI (6); . 
TO IE <= DAI (5),-
IEDG <= DAI (1); 
OLVL <« DAI (0); 
end i f ; 
i f (w_cmphi =： ,1,) then 
output_compare(15 downto 8) <= DAI； 
end i f ; 
i f (w_cmplo = '1') then 
output一compare(7 downto 0) <= DAI; 
end i f ; 
end process； 
11. The output compare function is inhibited if the higher byte of the output compare 
register is written before the lower byte. The following process infers a feedback 
path. 
cmp_inhibit ： process (RST, w_cmphi, w_cmplo) 
begin H � . 
i f (RST = *1' or w 一 c m p l u = '11) then 
output—compare一inhibit <= '1'i 
e l s i f (w 一 c m p l o = '1') then 
OUTPUt_compare^inhibiT <= • 0 •; 
e l o u t p u t _ c o m p a r e _ i n h i b i t <= output_compare_inhibit ； 
end i f ; 
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end process； 
12. The input capture function is inhibited if the higher byte of the input capture 
function is read before the lower byte. The following process infers a feedback 
path. 
cap_inhibit ： process (RST, r一caphi, r一caplo) 
begin 
i f (RST - '1' or r一caplo = '1') then 
input一capture_inhibit <= '0 '； 
e l s i f (r_caphi = '1') then 
input_capture一inhibit <= '1'； 
e l se 
input_capture一inhibit <= input_capture_inhibit； 
end i f ; 
end process ； 
13. The lower byte of the counter register is held in a buffer if the higher byte of the 
counter is read first. A flag called the "buffer_lo_hold" is inferred in the first 
process to inaicate this storing. 
buffer一lo一hold一sc ： process(RST, r_cnthi, r_cntlo, r_altcnthi, r一altcntlo, 
buf f er一 lo 一 h o l d ) 
begin 
i f (RST = •：!•• or r_cntlo = «1' or r_altcntlo = '1') then 
buffer_lo_hold <= •0 •; 
e l s i f (r_cnthi = '11 or r_altcnthi = '1') then 
buffer_lo_hold <= '1'; 
e l se 
buf fer_lo_hold <= buffer_lo_hold; 
end if； 
end process； 
load一buffer ： process<r一cnthi, r一altcnthi) 
begin 
i f (r_cnthi = '1' or r_altcnthi = '1') then 
buffer一lo <= counter(7 downto 0)； 
end i f; 
end process； 
14. If the lower byte of the counter register is held in the buffer, reading of the lower 
byte of the counter will access the stored value in the buffer. 
read_buffer ： process(RST, P02) 
begiii 
i f (RST a •1') then 
r_buffer <= '0'； 
e l s i f (P02'event and P02 = '1.) then 
i f (buffer_lo_hold = '1') then 
r_buffer <= '1'i 
el«se 
r一buffer <= '0'; 
end i f ; 
end i f ; 
end process; 
15. Contents of various registers are put onto the data bus if they are read. 
DAI <= ICIE & OCIE & TOIE & "000" & IEDG & OLVL when r_tcr = '1' e lse 
•ZZZZZZZZ'; 
DAI <= ICF & OCF & TOF & «00000« when r . t sr = '1' e lse 
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•ZZZZZZZZ•； 
DAI <= input_capture(15 downto 8) when r caphi = '1, e l se 
•ZZZZZZZZ •； "“ 
DAI <: input一capture{7 downto 0) when r_caplo : '1' e l se 
•ZZZZZZZZ •； ““ 
DAI <= output_compare (15 downto 8) when r_cmphi = .1* e l se 
"ZZZZZZZZ*; 
DAI <= output一compare (7 downto 0) when r_cmplo = '1' e lse 
•ZZZZZZZZ'; 
DAI <= counter<15 downto 8) when r_cnthi = '1' or r_altcnthi = '1' e lse 
•ZZZZZZZZ"; 
DAI <= counter(7 downto 0) when (r一cntlo = '1' or r一altcntlo = 11') 
and (r_buffar = '0') e lse 
•ZZZZZZZZ•； 
DAI <= buffer一lo(7 downto 0) when (r_cntlo = ' 1» or r_altcntlo = ' 1') 
and (r_buffer = '1') e lse 
"ZZZZZZZZ*; 
16. Timer interrupt is generated if the status flag and the corresponding enable flag 
are both set. 
TIMINT <s (OCF and OCIE) or (TOF and TO IE) or (ICF and ICIE); 
Synthesis of the timer VHDL model with each process having its own hierarchy 
produces the circuit shown in Figure 3-1. Figure 3-2 shows the timer circuit with the 
hierarchy of processes collapsed. The complete timer VHDL model can be found in the 
Appendix. 
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3.2 Serial Peripheral Interface (SPI) 
The serial peripheral interface (SPI) transmits and receives data at the same time. The 
data clock is either generated by the SPI or another SPI depending on whether it is 
configured as a master or slave. Like the timer, the SPI is broken into small operations 
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which are then coded into VHDL processes. Each process assign to a few number of 
signals. The processes making up of the SPI are as follows 
1. The data clock is produced by dividing the "P02" clock by four when the SPI is 
enabled and ？n master mode. 
sckgen : process (RST, P02, SPE, MSTR, sckgen_on) 
begin 
i f (RST = '1' or SPE 二 'O'5 or MSTR = '0' or sckgen_on = '0') then 
p02_co\int <= "Ol"; "" 
e l s i f (p02'event and p02 = ,1_) then 
p02&scount p02_count + "01"； 
end if； 
end process; 
SCK <= not (p02_co\int (1) ) when MSTR = '1' e lse ' Z'; 
2. The data clock is turned on when the shift register is loaded with new data and off 
when the all the data bits are shifted out. 
sckgen^Ctrl ： process(load 一 s h i f t 一 r e g , SPIF, sckgen_on) 
begin 
i f (Xoad_shift_reg = '1') then 
sckgen_on <= •1•; 
e l s i f (SPIF = '1' or RST = '1') then 
sckgen_on <= 10 *; 
e l se 
sckgen_on <= sckgen_on; 
end i f ; 
end process; 
3. Number of bits received or transmitted so far is being counted in the following 
process. 
bit一counter ： process(SCK, RST, SPE, sck_count, rst_count) 
begin 
i f (RST - ' 1' or SPE = .0. or rst一count =： ' 1') then 
scJc一count <s _ 0000 •； 
e l s i f (SCK'event and SCK = '1') then 
sGk_count <= sck_count + '0001'; 
end i f ; 
end process； 
4. The bit counter is reset when the count reaches 8 and the "SPIF" flag is set at this 
time. Pulses are sent along the "rst_count" and "setSPIF" signals. 
p r o c e s s ( R S T , P02) 
begin 
i f (RST = '1') then 
rst一count <= '0'; 
s e t S P I F <= ' 0 1 ; 
E L S I F ( P 0 2 , E V E N T AND P02 = ' 1 ' ) THEN 
I F s c l c _ C O U N T = " 1 0 0 0 * THEN 
rst_co' . int <= ' 1 1 ; 
e l se 
R S T _ C O U N T < = ' 0 ‘ ； 
end i f ; .‘„, 
i f sck_count = -1000' and SPIF : '0' then 
s e t S P I F <= '1'； 
E L S E 
se tSPIF ' 0 ' ; 
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end if； 
end i f ; 
end process； 
5. Received data is transferred to the receiver data register a t the time "SPIF" is set. 
load 一rdr ： process(setSPIF) 
begin 
i f (setSPIF s '1') then wi l l not transfer unless SPIF : '0' 
rdr(7 downto 0) <= shreg(7 downto 0)； 
end i f ; 
end process; 
6. The shift register is written with data and clocked by the "SCK" data clock to shift 
in input data. 
shi f tereg ： process(SCK, P02, load_shift_reg) 
begin 
i f (load_shift_reg = '1') then 
shreg(7 downto 0) <= DAI(7 downto 0); 
e l s i f (SCK•event and SCK = '1') then 
shreg(7 downto 0) o SDI & shreg(7 downto 1)； 
end i f ; 
end process； 
7. The output data pin "SDO" is presented with data from the shift register at the 
falling edge of "SCK". 
spo_out ： process(SCK) 
begin 
i f (SCK'event and SCK = '0') then 
SDO <= shreg(0); 
end i f ; 
end process; 
8. Read and write signals to the registers are produced by decoding the address and 
read/write signals. The read pulses are one "P02" period wide while the write 
pulses are half a "P02" period wide. 
address一decode ： process (RST, P02) 
begin 
i f (RST s '1') then 
r^status <s ^ 0'； 
r_control • 0 •； 
r二data <= *0'; 
ww一control '0'； 
ww_data <« 10 r; 
e l s i f (P02'event and P02 » '1') the 
r_status <= ' 0 ' ； 
r一control <•= ‘ 0 '; 
r二 data <= '0'; 
ww^control <= * 0•; 
ww_data <= '0 '; 
case ADDR^ S i s 
when spcr => 
r•一control <® RW； 
ww_control <= not(RW); 
when spsr «> 
r_status <s RW; 
when spdr 
r_data <= RW； 





end i f ; 
end process； 
w 一 c o n t r o l <= ww 一 c o n t r o l and not(P02)； 
w_data <= ww 一 data and not(P02)i 
9. The shift register is loaded with data if it is written when the "SPIF" flag is cleared 
or will be cleared. 
load一shift_reg <= w_data and (not (SPIF) or willclearSPIF)； 
10. The control register is written in this process which infers three data latches. 
write一ctrlreg ； process(RST, w_control, DAI) 
begin 
i f (RST = '1') then 
SPIE <= '0'; 
SPE <=： • 0 •; 
MSTR <= '0'; 
e l s i f (w_control = '1•) then 
SPIE <= DAI(7)； 
SPE <s DAI (6); 
MSTR <= DAI (4); 
end i f ; 
end process; 
11. The "SPIF" flag is set when the "setSPIF" signal is pulsed high. It is cleared by 
reading the status register first and then accessing the data register. The first 
process infers a feedback path to implement the flag. The second also infers a 
feedback path to record the reading of the status register. The third asserts the 
"clearSPIF" signal. 
SPIF_flag ： process(setSPIF, clearSPIF, RST, SPIF) 
begin 
i f (RST = 11' or clearSPIF = '11) then 
SPIF <= '0'； 
e l s i f (secSPIF = '1') then 
SPIF <« '1'; 
e l se 
SPIF <M SPIF; 
end i f ; 
end process; 
p r o c e s s ( r _ s t a t u s , RST, SPIF, willclearSPIF) 
begin 
i f (RST s ,1. or SPIF = ,01) then 
willclearSPIF <= '0'; 
e l s i f (r_status = '1' and SPIF = '1') then 
willclearSPIF <- '1'； 
e l se 
willclearSPIF <= willclearSPIF; 
end i f i 
end process; 
p r o c e s s ( r . d a t a , w 一 data, willclearSPIF) 
^ ^ ( r . d a t a = '1' or w^data = '1') and willclearSPIF = 'I' then 
clelrSPXF <= '1'； 
e l se 
c l e a r S P I F <= ' 0 ' ; 
end i f ; 
end process; 
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12. The "DCOL" flag is set when the data register is accessed while transmission is in 
progress. I t is cleared by reading the status register first and then accessing the 
data register. The first process infers a feedback path to record the latter while the 
second process infers a feedback path to implement the storage of the flag. 
process(r一status, RST, DCOL, willclearDCOL) 
begin 
i f (RST s 'I' or DCOL ：= ' 0') then 
willclearDCOL <= '0'； 
e l s i f (r 一 s t a t u s = '1' and DCOL = '1') then 
willclearDCOL <= •1•； 
e l se 
willclearDCOL <= willclearDCOL; 
end if； 
end process； 
process(r一data, w_data, willclearDCOL) 
begin 
i f (RST = '1') then 
DCOL <= '0 '； 
e l s i f (r_data = '1' or w 一 data = '1') then 
i f (sck一count /= "000") then 
DCOL <= '1'； 
e l s i f (willclearDCOL = '1') then 
DCOL <= '0'； 
end i f ; 
e l s e 
DCOL <= DCOL; 
end if:; 
end process; 
13. Content of the three registers are put onto the data bus when they are read. The 
following implies tri-state buffers. 
DAI(7 downto 0) <= SPIE & SPE & '0‘ & MSTR & "0000' 
when (r_control = '1') e lse 
"ZZZZZZZZ"; 
DAI(7 downto 0) <= SPIF & DCOL & _000000• 
when (r_status = '1') else 
•ZZZZZZZZ"; 
DAI(7 downto 0) rdr(7 downto 0) 
when (r一data '1') else 
"ZZZZZZZZ"; 
14. Interrupt is generated when the "SPIF" flag and the interrupt enable bit "SPIE" 
are both set. 
SPIINT <= SPIF and SPIE; 
Synthesis of the SPI VHDL model with each process in its own hierarchy is shown in 
Figure 3-3. Figure 3-4 shows the flattened SPI circuit. The complete SPI VHDL model 
can be found in the Appendix. 
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3.3 Serial Communication Interface (SCI) 
The SCI is first broken into four interacting parts (Figure 3-5). They are the 
transmitter , receiver, baud rate generator and read/write control. The transmitter 
t ransmits data framed with start and stop bits out at the selected baud rate. The 
receiver detects the presence of start bit and receives the data serially at the same baud 
rate. The baud rate generator generates clock signals to the transmitter and receiver for 
data transmission and reception at the selected baud rate. The read/write control 
determines which registers are accessed from the address and read/write signal. 
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Figure 3-5 Serial communication interface (hierarchical). 
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Figure 3-6, 3-7, 3-8 and 3-9 show the synthesized circuits of the VHDL models of the 
t ransmit ter , receiver, baud rate generator and read/write control respectively. The 
VHDL source codes can be found in the Appendix. 
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3.4 Parallel I/O Port 
It is through the ports that parallel data are transferred in and out of the MCU. This 
port has simple strobed and full handshake I/O modes. An input signal (STRA) and an 
output signal (STRB) are used in all these modes. In simple strobed I/O mode, an input 
strobe (STRA) signal will latch external data into a buffer and writing data to the port 
data register will assert an output strobe signal (STRB). In full input handshake I/O 
mode, extern data can only be latched in when the ready signal (STRB) is asserted. 
STRB is deasserted when an active edge on STRA occurs to latch external data in. 
STRB can be asserted again by reading the data buffer. In full output handshake I/O 
mode, writing to the port register will assert STRB. STRB is deasserted by an active 
edge on STRA to acknowledge reception of data by external device. The VHDL model of 
this port can be found in the Appendix. Synthesis of this VHDL model results in the 
circuit shown in Figure 3-10. 
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Figure 3-10 Parallel HO port from synthesis. 
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3.5 6805 CPU 
The CPU model was written based on the CPU flowchart and the actual schematics. 
Initially the CPU VHDL model was written in a single process which should be 
theoretically synthesizable by the synthesis tool. However after parsing the source code, 
the machine r an out of memory when synthesis was proceeding. Hence the model had 
to be broken into smaller chunks manageable by the tool. The model was divided into 
four parts. They are the state counter, instruction register, interrupt logic and the 
instruction decoding and execution unit. Each of them was represented as separate 
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3.5.1 The State Counter 
The 6805 CPU has 26 states. The state counter is responsible for determining the next 
state to be entered for the CPU. The next state depends on the current state and 
instruction. I t can be modeled as a finite state machine using two processes, one 
combinational and one sequential. The combinational part is a large decoder with 
inputs fed by the current state and instruction and outputs the next state. The 
sequential par t consists of a bank of flip-flops triggered by the falling edge of the 
processor clock " P H i r to put the next state value into them so as to make it current. 
The combinational part was modeled by a large case statement which covered all the 
possible states. Each state was denoted by a symbolic name instead of a constant bit 
vector value. This allows the final encoding of the states to be carried out automatically 
by the synthesis tools or interactively by users and the tool. The sequential part simply 
assigns the next state value into the current state signal at the falling edge of "PHIl". It 
is modeled by a s> nchronous process with a ” wait until PHI1,event and PHI1 = '0 ' ;" 
statement. 
Synthesis of this model resulted in the circuit shown in Figure 3-12. Original state 
encoding was used. Compared with the human designer's circuit, the implementation of 
the next state logic is very different. In the synthesized circuit, combinational gates are 
used. The synthesis tool minimized the combinational logic between the current state, 
instruction and next state. However in the existing implementation, PLA's are used to 
do the next state calculation. The synthesized circuit can perform the same function as 
the existing circuit however its layout is more complicated. 
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Figure 3-12 State counter from synthesis. 
3.5.2 The Instruction Decoding and Execution Unit 
This part operates according to the current state and the instruction. Some small 
operations are effected in each state of the CPU which is calculated by the state counter. 
A big case statement is used to describe this behavior. Each "when =>" clause 
corresponds to a distinct state of the CPU. Inside each "when =>" clause, a small 
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number of operations are carried out depending on the current instruction and the state 
ofTHIl" . 
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Figure 3-13 Instruction decoding and execution unit from synthesis. 
3.5.3 CPU Interrupt Logic 
The remaining logic takes care of the interrupts, stop, and wait modes of the CPU. It 
resolves the priority of several external interrupts for the instruction decoding unit to 
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determine the interrupt vector. It also here that the WAIT and STOP instructions are 
decoded. The VHDL code is written by breaking the actual circuit into five parts and 
translating them into VHDL signal assignment statements. 
I I l ？ 1 5 t ! IT| 
i 滅 p - i i M i I； 
I I a ^ l ^ I t i l . . 
… 二 — 4 1 e L _ 
：土; 
I 6 [ 
！ i uT L I 1! 4— — … — I • • 1 I 1 ！ j 
I 1 I L i ,蠱 I I . i j i AlOlh il i! 
"pi—;jr-t.~rj-H f* j 
H^J 
f m ？ f? i T m \ 令 
Figure 3-14 CPU interrupt logic from synthesis. 
The synthesized circuit (Figure 3-14) looks very much like the original circuits, as 
expected. 
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3.5.4 Instruction Register 
The instruction register is loaded with the instruction byte every time a new instruction 
i s executed. External interrupts forces the instruction register to HWI. The synthesized 
circuit is shown in Figure 3-15. The circuit is quite satisfactory as the VHDL code is 
simple. Eight data latches are inferred for the instruction register. 
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Figure 3-15 Instruction register from synthesis. 
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Chapter 4 
VHDL Coding and Synthesis 
4.1 Controlling Synthesis by VHDL Coding 
Modeling the behavior of a system using hardware description languages provides a 
rapid way of proving concepts. Modification of the behavior of a design can be done 
easily a t the source code level instead of the gate schematic level. More alternatives can 
be examined for the same amount of time. Design at this level also enjoys the advantage 
of being technology independent. The design is not bound to any technology library 
before it is synthesized to gates. Even though the specification of a design is changed 
after synthesis, the code can be re-synthesized and produced a new gate level design. 
There is no need to work at the gate level which is left for the synthesis tool. 
Debugging at the VHDL level is also much easier than at the gate level. One can run 
the source code line by line to find out the offending codes by a graphical debugger, just 
like debugging other programming languages like C. Once the code is fully debugged 
and verified, passing it to the synthesis tool will get the job done right away. 
The above is the claim made by synthesis tool vendors. VHDL can indeed model the 
behavior of a system at ease with the rich set of constructs. However, correct modeling 
does not guarantee synthesizability and even a design is synthesizable, the result is not 
often acceptable. The most natural and intuitive coding of behavior of a design may not 
be synthesizable simply because not all the IEEE-1076 VHDL syntax are suitable and 
supported for synthesis. Moreover a style of writing VHDL has to be adhered to for 
acceptance by synthesis tool. Furthermore the quality of the synthesis result depends 
heavily on the way the VHDL model is coded. There exists a gap between the ways 
designers and synthesis tools interpret the same piece of VHDL code. Circuits 
synthesized by the tool may not be what the designers desire. Even though the circuits 
generated can perform exactly the functions coded in the VHDL source code, the way of 
implementing them may not be what the designer has in mind, for example, the counter 
in section 2.2.1. Presently this gap is filled by writing the VHDL in a way that can 
imply to the tool what the final circuits look like. In the future, synthesis tools may 
mature to a level t “a t can implement circuits in the most desired way. 
Chapter 2 has discussed the problems encountered when modeling the components of a 
MCU by VHDL targeted for synthesis. Although the VHDL codes seem to be correct, 
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the synthesis result may not work the same way the VHDL codes do. From these 
experiences, control of the synthesis can be effected by a number of ways. 
4.1.1 Structure Control 
The structure of the circuit generated can be controlled by coding of process statements. 
Since each process corresponds to a piece of hardware with signals read in it as inputs 
and signals assigned in it as outputs, one can control the number of pieces of hardware 
being assembled together in the final circuit. The smaller the process, the easier it is for 
the tool to synthesize circuit from it and the better is the quality. Communication 
among processes can be done by one-way pulse or two-way handshake. A common clock 
can be used in thoi. 2 processes that are synchronized together. 
VHDL code is written not only to be simulated correctly but to be synthesized efficiently. 
Behavior should be coded as simple as possible so as to avoid unnecessary logic. Too 
many nested if-elsif-endif statements will produce a lot of priority logic. Don't care 
should be used explicitly whenever the value of a signal or variable is of no concern. 
4.1.2 Feedback Path Control 
Sometimes feedback path is used intentionally for implementing a simple latch as in the 
case of the set-reset latch in Section 2.2. Sometimes it is created as a result of one signal 
affecting another in the same process through one or more other processes. In order to 
avoid the presence of short pulses, one process through which the feedback path passes 
should be added a wait for system clock statement. This will make sure that the pulse is 
at least one clock period long to ensure sufficient duration for triggering other hardware, 
for example, loadii. % of data latches. 
4.1.3 Control of Use of Storage 
Flip-flops are inferred whenever there is a wait of signal edge expression in the process. 
Latches are inferred when a signal is not assigned under all conditions [9]. Hence one 
should avoid excessive inference of flip-flops by putting only signal assignments that are 
really depending on clock edge in the process with the edge expression. Unnecessary 
l a t c h e s can be avoided by specifying the else clause in an if-statement if possible. 
B e s i d e s these, precautions should be taken not to use the edge of a signal derived from 
logic combination of other signals unless it is glitch-free for sure. This signal is bound to 
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have glitches which cause false triggering of flip-flops. This is also true for latch 
inference which should not use the suspected signals in if-conditions. 
One must t ry to infer latches for storage if possible as they are smaller in size. For 
registers, latches are sufficient. For shift register, flip-flops are mandatory. But it must 
be sure tha t the enable and data inputs are correct in timing relation so as to guarantee 
data integrity. 
4.1.4 Timing Control 
The architecture of an entity is made up of concurrent statements. From the view of 
hardware, concurrent statements are the components of a system, each working 
concurrently and communicating through signal lines. Some components are 
combinational, some are sequential and synchronized by a system clock, and some are 
asynchronously driven by other components. They are wired together by means of 
signals. 
The most often used concurrent statement is the process statement which comprises of a 
sequence of common programming constructs. It is also here that the designer 
influences synthesis tools to synthesizes combinational, synchronous or asynchronous 
circuits. 
For combinational processes, all assignments are fully specified and hence no storage 
elements are inferred. Moreover no signal is read and assigned in the same process and 
hence no feedback path is created. Synthesis of this kind of process is straightforward 
and the circuits generated are well optimized in terms of area or speed. The circuits will 
always work as described in the VHDL except for delay and glitches in the outputs. The 
VHDL code should be written without any wait statement. Any signal must be assigned 
a value, including don't care under all conditions. Any signal must not be assigned a 
value depending on its own value. 
For synchronous processes, there exists a wait-until-signal-edge statement which 
suspends the process until the signal specified rises or falls. Synthesis of them produces 
circuits tha t can be decomposed into a purely combinational part and a purely sequential 
part. The sequential part is simply a bank of flip-flops clocked by the signal in the wait 
statement. These flip-flips hold the values of some signals between clock edges. The 
combinational par t have inputs fed by the flip-flop outputs and entity inputs. Outputs of 
this par t go to the flip-flop D input and entity outputs. The circuits will work correctly 
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as long as the period of the signal in the wait statement is longer than the longest path 
(critical path) in the combinational part. Synthesis tool can optimize the combinational 
par t according to the specified goals. A flip-flop will be inferred for a signal if its value 
must be saved across clock edges. A feedback path will be created from the flip-flop 
output to the flip-flop D input if there exists a condition that the value is not specified. 
Either a default value or don't care should be assigned to the signals in the beginning of 
the process to avoid feedback paths. As flip-flops consume considerable amount of area, 
it is advisable to make as little signal assignment as possible inside synchronous 
processes. Assign signal inside them only when either its value has to be saved or the 
signal is required to be glitch-free. Pulse synchronized to the clock signal can be 
generated in a synchronous process to drive, communicate with or trigger the 
asynchronous processes. 
Asynchronous processes are characterized by breaking the rules governing the above 
two kinds of processes. Hence they have signals that are not fully specified, feedback 
assignment, and no wait for clock edge statement. Latches are inferred to hold signal 
for the unspecified conditions. Loop paths exist in the circuit for the feedback 
assignment. No flip-flops are inferred in the circuit as no synchronization will be 
present to clock them. Hence timing problems are likely to happen. Sometimes 
intentional use of feedback assignment can produce better circuit than latch inference. 
It must be sure that the driving signals be glitch-free such as those outputs from flip-
flops. And that the duration of output signals from these processes be long enough to 
trigger other processes. In particular for latch inference, the data signal should be 
independent of the enable signal and be stable when the enable signal is deasserted. 
An statement of the form 
i f boolean expression then 
e l s i f boolean expression then 
e l s i f elk'event and elk = '1' then 
end i f ; 
r e s u l t s in a synchronous circuit with the flip-flops asynchronously set or reset. The 
set/reset signals are derived from the conditions in the if conditions. It is very likely 
that combinational logic is synthesized for the generation of the set/reset signals. And 
these signals will have glitches that cause false setting/resetting of the flip-flops. Hence 
it is necessary for the designer to use glitch-free signals under these conditions. 
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4.2 Consequences of the Writing Guidelines 
There are practically two classes of VHDL models. One is for proof of concept and the 
other for synthesis. The former one can be written freely with all the available VHDL 
constructs. They serve as a rapid way of prototyping an implementation of a concept. 
However they are limited to simulation of the behavior only. Synthesis tools either do 
not accept them or produce bad results. The latter possibility implies more restriction in 
the use of VHDL constructs. They can be simulated and synthesized. The above ways of 
making VHDL models synthesizable will also make them less readable. Something that 
can be written naturally and clearly in a single process will have to be broken into more 
than one process for the sake of synthesizability. This is contrary to the documentation 
objective of VHDL. However the code is still more readable than a gate level schematic. 
One must model not only the terminal behavior of a design, but also the internal 
operations. The code is in general longer and less readable than that purely for 
simulation only. One should start at the very beginning with a picture of what the 
implementation will look like when writing VHDL models. The most appropriate type of 
process is written for each operation in the target implementation. Design may be 
described in a way not as natural as one thinks. Timing of internal signals also have to 
be taken care of when writing synthesizable codes. 
Except for data bus signals, no more than one process can drive the same signal. This is 
analogous to not shorting two outputs together so as to avoid resolution functions. 
Hence all operations that affect the signal should be coded in the same process. 
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Chapter 5 
Interface Tool for Generation of VHDL for a 
Microcontroller 
5.1 Features 
This interface provides a convenient means for users to configure their own MCUs. 
Basically they put together the components they need and customize them one by one. 
Any one of the selected components can be revised or discarded at any time. A list of 
common MCU components like timer, RAM, ROM is provided for the users to choose 
from. Items from this list are instanced by clicking on. the entries. Specification of each 
instanced component is then done through a dialog tailor-made for it. The dialog has all 
the items configurable displayed on it in the forms of push buttons, toggle buttons, 
option menus or text fields etc. VHDL codes for the customized components are 
generated for use in simulation or synthesis. Any time the requirements for the MCU 
change, dialogs of the affected components are invoked to make the modification. VHDL 
codes are then regenerated. Hence no matter how frequent or small changes are 
needed, they can be made easily through this interface. 
5.2 Construction 
The interface utilize the X-Window System and the Motif Widgets set. Motif is a user 
interface toolkit which provides objects such as pushbuttons, toggle buttons, textfields, 
pull down menus etc. for building graphical interface. 
The main window (Figure 5-1) is made up of a pull-down menu and a drawing area. The 
former contains the functions available in the tools. The latter is for displaying 
graphical information. Functions invoked through the pull-down menu are common 
ones like those related to file read/write and design composing. The drawing area is 
used primarily to display the components of the microcontroller being designed. 
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Figure 5-1 Main window. 
There is a list of pre-defined components for use in a microcontroller design. Users can 
instanced a pre-defined component for as many times as he likes. For example, one can 
design a microcontroller with two timers, one for up-counting and the other for down-
counting. Figure 5-2 shows such a design list. Another list called the instance list is 
initially empty. It grows as components are instanced from the design list as shown in 
Figure 5-3. Each entry consists of the instance name and the name of the design from 
which it is instanced. Instances can be deleted by selecting and pressing the "Delete" 
button next to the list. Attributes for instances can be edit by double clicking the entries 
in the instance list. 
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Figure 5-2 Design list 
Figure 5-3 Instance list. 
Every instance is also drawn as rectangular box in the main window. They can also be 
deleted or edited by selecting and invoking commands from the pull-down menus. 
E a c h component has its own dialog which is designed specifically for it. The dialog is 
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Figure 5-4 Timer dialog before specifying. Figure 5-5 Timer dialog after specifying. 
Figure 5-4 shows the dialog for specifying a timer. Initially the dialog show the default 
selection for various controls of the timer. It is a minimal configuration of which the 
t imer can count up only, wraps around from the maximum count of $FFFF to $0000，has 
one input capture register with two capture modes and has one output compare register. 
Users can set his preference by clicking the appropriate buttons or option menus. For 
example, if the user wants a timer capable of doing up or down counting with prescaler, 
two input capture and two output compare registers, he would select the "up & down" 
option of "Count Mode", toggle the prescaler button, select "2" for "No. of Register" of 
Input Capture, and "2" for "No. of Register" of Output Compare. The completed dialog 
will appear the same as Figure 5-5. After pressing the "OK" button to indicate that the 
specification is complete, number and type of registers required for that particular timer 
are then known. Pressing the memory map button will show the names, symbols and 
addresses of the registers. Symbol names are used in the VHDL code of the timer. 
Addresses are used in the address decoder. The textfield next to the label "VHDL File" 
are the name of the file containing the VHDL code. 
Other dialogs have their own particular layout for specifying other modules. Uses of 
every widget in them are self-explanatory. Figure 5-6 to 5-11 show the dialogs for ports, 
SPI, CPU, RAM, ROM and LCD. 
2-3 
Ports 
• Ports A: ^ Input Only «> Output Only •Programmable 
• Ports B: <> InputOnly O Output Only ^ Programmable 
• Ports C: ^ InputOnly • OuQmtOnly • Programmable I 
• Ports D: • InputOnly 令 Output Only # Programmable | 
• Ports E: InputOnly 0 Output Only Programmable ] 
• PortsF: O InputOnly O OuQjutOnly ^ Programmable | 
Memory Map \ 
VHDL File: Ports-vbd^ 
I Close I j Reset | OK | | 
Figure 5-6 Ports Dialog. 
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Figure 5-7 Serial peripheral interface dialog. ‘ 
“ Figure 5-8 CPU dialog. 
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Figure 5-9 RAM dialog. Figure 5-10 ROM dialog. 
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Figure 5-11 LCD dialog. 
For components tha t are not pre-defined, a new-block dialog (Figure 5-12) is provided. It 
allows the users to specify the ports and entity name of the component. From these 
data, a entity declaration for the component in VHDL is generated and saved in a file. 
This newly created component is added to the design list to instancing. It is treated the 
same as the predefined components except tha t it does not has a specification, dialog. 
The content of the architecture body is left for the users to fill in. The component，if 
instanced, will be linked to the rest of the instances in the top level VHDL. 
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Figure 5-12 New block dialog. 
5.4 Data Structure 
This section details the data structures and programming techniques used in 
implementing the above. 
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5.4.1 Design List 
There is a list of pre-defined components for the user to choose from. This list of 
components is implemented by a linked list. Each list entry contains the following 
1. component name. 
2. list of input ports. 
3. list of output ports. 
4. list of inout ports. 
5. a number denoting the identity of the component. 
This linked list is declared in C as follows 







namelist *config 一 l i s t ; 
irit deleted; 
int comp_no； 
struct design *next; 
} design; 
RAM y P ^ C P U y ^ 5 Timer 
n e x t p o i n t e r ^ n e x t p o i n r e r r n e x t p o i n t e r l 
Figure 5-13 Design linked list. 
and is initialized to hold the components available. The initialized list will appear as in 
Figure 5-13. Users can instance components from this list. Every time a component is 
instanced, data in the relevant entry is copied to the instance data. This data structure 
does not contain any instance-specific data which are available only when the user 
instance a component. The next section will describe how this data is stored. 
5.4.2 Instance Data 
For each pre-defined component, a data structure is allocated to store the design data 
specific to it. In the case of timer, the data of interest are 
1. use prescaler or not. 
2. use data mask register or not. 
3. use action register or not. 
4. use force register or not. 
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5. w h a t to do when the maximum count is reached. 
6. count up, down or both. 
7. count bit length. 
8. number of input capture registers. 
9. use rising, falling or both edges for input capture. 
10. number of output compare registers. 
11. n a m e of the VHDL file. 
and is included in a C data struct by declaring 
typedef struct { 
int UsePrescaler； 
int UseDataMaskReo ； in t UseActionReg； 
int UseForceCompReg； in t OverflowControlVal； in t CountModeVal； in t BitLengthVal； 
int NumCapRegVal; 
in t EdgeControlVal； in t NumCompRegVal； 
char vhdlf i le[20]; 






For other components, other totally different types of data are needed. For example, a 
ROM will need the following 
1. s tar t ing address. 
2. size. 
3. name of the file containing the ROM data. 
4. name of the VHDL file, 
the corresponding struct in C is 
typedef struct { 
int startaddr; 
int s ize; 
char progfile[20]； 






Other struct 's are shown below 
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F ° r RAM data: For Core data: 
typedef struct { typedef struct { 
startaddr； int rasatvoctor； 
� size； struct instance *intptr[NUM_CPUINT�； 
char progfile[20]； char vhdlfila[20】； 
char vhdlf i la[20]; Widget InstanceLST; 
widSTet StartAddrTF; Widget IntarruptLST; 
Widget SizeTF; Widget RosotVectorTF; 
Widget ProgFileTF; Widget VhdlFileTF; 
Widget VhdlFileTF; > coredatastruct； 
} ramdatastruct； 
For SPI data: For RTC data: 
typedef struct { 
int polphactrl; typedef struct { 
int clkratectrl； char vhdlfile[20]; 
int modefaultbit; Widget VhdlFileTF; 






For LCD data: For SCI data: 
typedef struct ( typedef struct { 
int rownum； char vhdlfile[20]； 
int columnnum; Widget VhdlFileTF; 





5.4.3 Instance List 
Since different components require wildly different data, it is not possible to use a single 
data structure type to encompass all the components. However there are also some data 
that are common to all instanced components, they include 
1. name of the instance. 
2. type of the instance. 
3. position of the instance on the drawing area. 
4. number of registers the instance has. 
As it is tedious to handle different data structures for instances of different pre-defined 
components, a single data structure is declared for the instances. In this way, general 
functions can be vritten to act on the single instance data structure, and specific 
functions are called by the general functions for specific instances of specific pre-defined 
components. 
The different data struct's for different components are unified by a union of 




t imerdatastruct timerdata； 
coredatastruct coredata; 
r tcdatas t rue t rtcdata； 
scidatas t ruct scidata; 
spidatastruct spidata; 
lcddatastruct leddata； 
portsdatas t ruet portsdata; 
} unidata; 
so tha t the different data struct's can be reference by a single name. Then a single 
instance da ta struct can be declared to hold all the data for an instance. I t is declared as 
typedef s t ruct instance { 
in t xl , yl , x2, y2; 





int selected； in t deleted; 
unidata *unidataptr； regstruct *regdataptr; 
in t numreg； s t ruct instance *next； 
} instance； 
Whenever a pre-defined component is instanced, the instance data struct is allocated, 
the source design data struct is copied and pointed to by "designptr" and sufficient space 
is reserved to hold the instance data which is pointed to by "unidataptr". The relation is 
shown in Figure 5-14. There is also a linked list for the instances to which an entry of 
instance data is added when an instance is created. 
design »nPuts, outputs <comp no. unidata timeyia? 
specification 
Figure 5-14 Instance data structure. 
5.4.4 Register Data 
Once the instance data struct are filled by the user, the number and types of registers 
required are determined. Every pre-defined component has its own function to generate 
a register list based on the instance data. This list is also done by a linked list of 








Each entry holds the name, symbol and address of a register. The timer instance of 
Figure 5-5 will have the register list shown in Figure 5-15. 
J - ~ ！ m \ 
Counter HI: | CNTHI [ | 64 | | ” ] 
Counter Lo: |CNTLO [ j 65 [ j si I 
AltCounter Hi: | ALTCNT | [ 66 ！ j ] 
Alt Counter Lo: | ALTCNT 11 67 [ j j 
Capture 1 Hi: [ CAP1HI f [s8 j j | 
Capture 1 Lo: I CAP1LO j [69 | ！ | L „ . . ； , \ 
Capture 2 Hi: | CAP2HI ： | 6a “ J | | j 
Capture 2 Lo: [CAP2LO | [flb I | I j 
___ .1 1 
Compare 1 Hi: I COMP1E | [ 8c | ； I 
[. . ：：>；| \ 
COMP1I j |6d ； I ; 
X L. .ti j；：:：^ i 
—— ： m j 
lOO" I 
••••li^ HBHHHHHHHHHBHHHI^ HHHHi 
Figure 5-15 Timer register dialog. 
5.4.5 Dialogs and Functions 
The underlying operations that are invoked when an user interacts with the interface 
are described briefly below. Essentially the above data structures are being 
manipulated by functions called during the interaction of users with the dialogs. 
When an user instanced an predefined component from the design list, an instance data 
structure with default values is created and appended to the instance list. If this 
instance is selected for edit, a specification dialog with various controls is created and 
appears. The dialog pointer (Widget dialog) of the instance data structure is made to 
pointing to this dialog. Activating any control on the dialog triggers a number of 
fiinctions to modify instance specific data structure to reflect change in specification. 
Clicking the "OK" button updates all data. Clicking the "Memory Map" button invokes a 
ftinction to generate the register list to be pointed to by regdataptr. A register dialog 
displaying the register list pointed to by regdialog is created. Users may modify the 
symbol names and addresses given by the software. Clicking the "Close" button confirm 
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the values appearing in the dialog and store them to the register list. Figure 5-16 
depicts the operations taken. 
Dialog 
Design List nstance List 
1 — 1 I I 
^ ^ � - i £ t e D i a l o g 
^ ^ ^ 
國 \ I Memory Map | 
\ Allocate memory for design and unidata Z 
»Copy design data / 
Set defaults to unidata ^ 
/ I Closel 
Memory Map ^ 1 * - " " " " - " " " ^ - ™ * * " " " " - - ^ 
I Close I 
Figure 5-16 Operations for instancing a design. 
The above occurs for every instance begin edited. If a dialog has already been created, it 
can simply be popped up by using the dialog pointers (Widget dialog and Widget 
regdiaiog) saved by previous creation. Finally the instance list will hold all the design 
data. Based on this stored data, other functions can generate the VHDL codes for the 
whole design. 
5.5 VHDL Generator for Individual Component 
After the pre-defined components are instanced and configured by the users, relevant 
VHDL generators are invoked to generate the VHDL codes for simulation and/or 
synthesis. While ali of the generated codes can be analyzed and simulated by a VHDL 
simulator/debugger (Synopsys Vhdlsim), not all of them are intended to be synthesized 
or synthesizable by a synthesis tool (Synopsys Design Compiler dc.shell). This is true 
for ROM and RAM modules. Their VHDL codes are used merely for simulation with 
other components to ensure correct system and software design. They hold the machine 
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c o d e s to be executed by the CPU during simulation. Even though the codes may be 
synthesizable, it is inefficient to do so because the synthesis tool (Synopsys) is not good 
a t optimizing RAM and ROM. It uses latches to implement the memory whose size 
explodes for even a few hundred bytes. Moreover there are already well established 
circuits which are optimized down to the layout level for them. 
For other components such as timer, SCI and SPI, the VHDL codes are intended to be 
synthesized for the benefits of HDL-based design methodology. All of the VHDL codes 
are generated based on the data stored in the instance data list. When an generator is 
invoked, it will qrery the relevant entry of instance data for information on how to 
produce the code. 
For simplicity reason, VHDL codes are generated by modifying existing codes. In 
general, a generic VHDL description is written for each component. The generator is 
responsible for modifying this generic VHDL description according to the instance data 
to produce VHDL code specific to the component. One obvious way to do this is to use 
the GENERIC statement of VHDL, This construct acts as parameter list for the VHDL 
architecture body. Values of the generic constants are actually used in the elaboration 
of the architecture body. The generator simply puts a "generic map" statement in the 
top level VHDL code to pass the instance data to the generic description. In this way, 
there is no need to touch the architecture body and no need to recompile the code. As an 
example, the generic VHDL description for the entity of RAM is 
enti ty g一ram i s 
generic (ram_size : natural ：= 256; 
start_a-Mr ： natural ：= 0； 
addr_bus_width ： natural := 16); 
port (ADDR ： in std_logic_vector (addr_bus_width - 1 downto 0)； 
P02, RW ：  in std_logic； 
DAI ： inout std_logic_vector(7 downto 0))； 
end g_ram; 
If the user requests a RAM of size 512 bytes started at address $2000, the generator will 
put the following in the top level VHDL code. 
ram_i ： g_ram 
generic map (ram_size => 512, start一addr => 8192) 
port map (ADDR => ADDR, P02 => P02, RW => RW, DAI => DAI); 
When the analyzer elaborates the RAM entity, the size and start address specified by 
the user will be realized in simulation and synthesis. 
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However the above method is not applicable in all cases. The Synopsys Design Compiler 
(dc_shell) only supports generic constants of type integer for synthesis. To modify 
parameters of other types, for example the reset vector of the CPU is of type 
std_logic_yector( 15 downto 0), the generator must modify the architecture body of the 
generic description to change the reset vector. 
For some components，changing the specification cannot be effected merely by changing 
the values of some constants. For example, timers with different numbers of input 
capture or output compare registers will have different VHDL codes. There are more 
lines for larger number of registers. Since the architecture body of an entity cannot be 
modified by generic mapping, the generic VHDL description must be modified in the 
architecture body by the generator. Ideas are borrowed from the C preprocessor in 
which compiler directives are provided for conditional compilation. Since the VHDL 
compiler does not have this feature, the C-preprocessor (cpp) is employed to accomplish 
it. Directives native to C compiler such as #define, #ifdef, #include, etc. are put into the 
generic description to guide the C-preprocessor to produce codes for the VHDL compiler. 
Although the generic VHDL codes are not standard VHDL, the resulting specific codes 
are s tandard and portable. For example, instead of using 
generic (rst_vector_hi ： std 一 l o g i c 一 vector(7 downto 0) :¾ "01111111"); 
in the entity declaration of CPU in file "g一cpu.vhcT. One can put 
#include "cpu.config" 
constant rst一 vector_hi ： std_logic_vector(7 downto 0) ：= RST一 VECTOR; 
where RST_VECTOR is defined in the "cpu.config" file as 
# d e f i n e RST_VECTOR _ 0 1 1 1 1 1 1 1 • 
The generator can create the "cpu.config" file with the #define statement defining the 
value of RST.VECTOR desired by the user. The C-preprocessor is run on the 
"g_cpu.vhd" file as 
cpp -P g_cpu.vhd 
to replace RST.VECTOR to "01111111" in the output VHDL file which becomes the 
specific file for CPU. 
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5.6 VHDL Generator for the Whole Microcontroller 
The chip VHDL model is a collection of the instances specified by the users. The 
generator here is responsible for declaring the components being used and connected 
them through signals. I t will also determine the type and number of pins needed for the 
chip. In general the VHDL code is a structural one which looks like 
ent i ty top i s 
port { a l l the pins of the chip )； 
end top? 
architecture structural of top i s 
declare components as specif ied by the users 
declare signals for connecting the components 
begin 
instance the components and generic/port map 
end; 
A configuration is also generated to configure the top entity as shown below 
configuration cfg一top of top i s 
for top 
for instance_name ： component一 name 
use entity component—name (behavior).; 
end for； 
similar for other instances 
end for; 
end cfg一top? 
Now the whole chip can be simulated by this configuration. Synthesis can also be done 




In order to facilitate the writing of VHDL models for different MCU specification, an X-
Window based interface was built. This interface allows users to input a MCU 
configuration through dialogs. Each component of a MCU has its own dialog on which 
all configurable items are shown. Once all the components have been configured, VHDL 
models for them and the MCU can be generated. Some of the generated VHDL models 
can be synthesized to gates. Some are for simulation only. The most crucial part of this 
tool is the generation of synthesizable VHDL codes. 
Current synthesis technology requires the constructs used in VHDL models be restricted 
to a synthesis subset. VHDL models written using constructs from this subset can be 
synthesized into gates. However the circuits generated may not be what the designers 
had in their minds. The VHDL codes should be more informative to the synthesis tools. 
In addition to being limited to a synthesis subset, VHDL models should also instruct the 
synthesis tools to generate circuits desirable by the designers. This is done by coding of 
the concurrent statements. Each concurrent statement corresponds to a functional unit 
which perform some particular functions. The number and type of concurrent 
statements in a VHDL models determine the structure of the circuit to be generated. 
Process statement is the most often used concurrent statement. Different ways of 
writing it result in wildly different circuits. Hence it acts as a fundamental unit for 
designers to inform the synthesis tools what circuits to be generated. Combinational, 
synchronous or asynchronous circuit is synthesized from a process statement. By 
incorporating experience of gate level design in the writing of process statements, better 
circuits can be obtained. 
A number of common operations found in the components of a MCU were coded in 
VHDL and synthesized. Describing their behaviors required not many lines of codes. 
However synthesis implemented the behaviors in ways not being used by designers even 
though the synthesized circuits were correct in terms of behavior. The VHDL models 
were re-written with more process statements which indicate how the circuits should be 
generated to the synthesis tool. The synthesized circuits resembled those created by 
designers. Several components of a MCU like timer, serial peripheral interface (SPI), 
serial communication interface (SCI) and parallel I/O ports were modeled in VHDL. 
Many processes were put together to describe both the behavior and the way of 
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implementing the components. They were synthesized and the circuits were 
implemented in the way implied in the VHDL source codes. 
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Appendix 
VHDL models for timer, SPI, SCI, parallel 110 ports and CPU are listed below. 
'l1mer VHDL Model 
library i ••• ; 
us. i •••. st~logic_1164.al1; 
us. i •••. st~logic_unsign.d.a11; 
library hcOS; 
use hcOS.hcOSxx.a11; 
entity g_timer is 
port (RST, RW, TCAP, TCLX, TIMINH, P02 : in st~logic; 
ADDR_9 : in ADDR-TYPB; 
TIMINT, TCMP : out std_logic; 
DAr : inout std_logic_v.ctor(7 downto 0»; 
.nd a_tim.r; 
architecture behavior of g_timer is 
3ignal counter :std_logic_v.ctor(1S downto 0); 
3ignal output_compar., input_capture : std_logic_vector(1S downto 
0) ; 
~iqnal buffer_Io : std_logic_vector(7 downto 0); 
signal rcp, OCP, TOP: std_logic := '0'; stauts 
register 
signal IClB, OCIB, TOIB. lBOG. OLVL : std-logic; control 
register 
signal input_capture_inhibit. output_compar._inhibit : std-logic; 
3ignal counter_msb I std_logic; 
signal setTOP. 3et1CP. setOCP : std_logic; 
signal "'lllclearTOP. ",illclearlCP. "'illclearOCP : std_logic; 
signal r_tsr. r_tcr. r_caplo. r_caphi. r_emplo. r_cmphi : 
3td_logic; 
signal r_cntlo. r_cnthi. r_altcnthi. r_altcntlo : std_logic; 
signal ",_~cr. ",_cmplo. ",_cmphi : std_logic; 
signal "",,_~cr. """_CMplo. "",,_cmphi : std_logic; 
3ignal buffer_lo_hold : std_logic; 
signal compare_out : std_logic; 
signal count_clk. tclk_on : 3td_Iogic; 
3ignal r_buffer : std_logic; 
b .. gin 
TIHINT <= (OCP and OCIE) or (TOP and TOlE) or (rcp and rCIE); 
t.clk-gen : process (RST. TCLK) 
begin 
if (RST = 'I') then 
tclk on <= '0'; 
elsif (TCLK'ev .. nt and TCLK '0') then 
t.clk_on <= not(TlMlNH); 
... nd if; 
and process; 
counting: process (R9T. count_clk) 
begin 
if (RST = 'I') then 
counter <= '1111111111111100'; 
el3it (count_clk'event and count_clk = 'I') then 
counter <= counter. '0000000000000001'; 
end if; 
end process; 
counter_msb <= counter(15); 
timer OP : proce3S 
variable last_counter_msb : 3td_logic; 
begin 
",ait until P02'event and P02 = 'I'; 





last_counter_msb :" counter_msb; 
end process; 
'0') then 
compare_out <= '1' "'hen (counter output_compar.) else 
'0' ; 
output_comparing : process 
variable last_compare_out : std_logic; 
begin 
",ait unti 1 P02' event and P02 .. '1'; 
if (last_compare_out = '0' and compare_out '1' 
and output_compare_inhibit .. '0') than 
setOCP <= '1'; 
else 
setOCP <.'" '0'; 
end if; 
last_compare_out : '" compare_out; 
end process; 
input_capturing : process 
variable lasttcap : std_logic; 
begin 
",ait until P02'event and P02 = '1'; 
setICP<= '0'; 
if « lasttcap .. not (lBOG» and (TCAP " lBOG) and 
(input_captur._inhibit" '0'» then 
",.tICP < .. '1'; 
end if; 
lasttcap :'" TCAP; 
end proce.s; 
temp_out: proce •• (RST. setOCP. OLVL) 
b.gin 
if (RST = '1') then 
TCMP <:z '0'; 
e1sif (s.tOCP' event and s.tOCP .. '1') then 
TCMP < .. OLVL; 
and if; 
and process; 
ent_to_cap : process (s.tICP) 
begin 
if (s.tICP = '1') then 
input_capture <" counter; 
end if; 
.nd proc.ss; 
lCP_sc : process (willc1earICP. r_caplo, 3.tICP, ICP) 
b.gin 
if (setICP = '1') than 
ICP <= '1'; 
elsif (r_caplo 'I' and ",il1cl.arlCP '1') ,then 
lCP <= '0'; 
els. 
ICP <= lCP; 
end if; 
end process; 
",illclearrcp_sc : process (RST, r_tsr. lCP) 
begin 
if (RST = 'I' or rcp = '0') then 
",illclearICP <= '0'; 
elsif (r_tsr = '1' and rcp = '1') then 
",illclearlCP '1'; 
else 
",illclearICP <= ",illclearICP; 
end if; 
end process; 
OC:P_"c : proces"(,,,illclearOCP. r_Clftplo. setOCP. QCI') 
begin 
if (setOCP = '1') th4n 
OCP <= 'I'; 
elsif (r_=plo 'I' and ",illclearOCP '1') than 
OCP <= '0'; 
els8 
OCP <= OCP; 
.md it; 
end proces,,; 
",i llclearOCP_3c : process (RST, r_tsr. OCP) 
begin 
it (RST = '1' or OCP = '0') than 
",i IlclearOCP <= '0'; 
.. IsH (r_t.r .. 'I' and OCP = '1') than 
",i llcl.arOCP '1' ; 
.. I"e 
",illclearOCP <= ",111clearOCP; 
.. nd if; 
.. nd proces,,; 
TOP_"c : process (",U IclearTOP. r_cntlo. :3etTOP, TOP) 
beain 
it(s .. tTOP = 'I') t.hen 
TOP <= '1'; 
.. lsif (r_entlo '1' and ",illclearTOP ,t') then 
TOP < = '0'; 
.. 13 .. 
TOP <= TOP; 
.md if; 
.. nd process; 
willclearTOP_:3c : proce",,(RST. r_tsr, TOP) 
begin 
if (RST = '1' or TOP = '0') than 
",illcl.arTOP <= '0'; 
el:31 f (r_t:sr = 'I' and TOP" '1') than 
",illclearTOP <= '1'; 
el". 
",illclellrTOP <= ",illclearTOP; 
end if; 
end process; 
address_decode : process (RST. PO:!) 
begin 
i f (RST = '1') than 
r tsr <= '0" 
r:tcr <= '0'; 
;:;~;~i <:= '~~: ; 
r_caplo <= '0'; 
"",,_emplo <= '0'; 
r _cmplo <= '0'; 
"",,_emphi <= '0'; 
r_Clftphi <= '0'; 
r cnthi <= '0'; 
r:cntlo <= '0'; 
r altcnthi <= '0'; 
r-altcntlo <= '0'; 
elsif (P02 'event .snd P02 '1') than 
r_tsr <: '0'; 
r tcr <= '0'; 
..;;; tcr <= '0" 
r_;aphi <:z '0:; 
r_caplo <= '0'; 
"""_Clftplo <:z '0'; 
r_emplo <= '0'; 
"""_Clftphi <= '0'; 
r_emphi <= '0'; 
r_cnthi <= '0'; 
r_cntlo <= '0'; 
r_altcnt.hi < .. '0'; 
r_altcntlo <= '0'; 
Cllse ADDR-S is 
"'hen tsr :z> 
r_tsr <= RW; 
A-I 
when tcr a> 
r_tcr <a RW; 
__ tcr <a not (RW) ; 
when caphi a> 
r_caphi <a RW; 
when caplo a> 
r_caplo <- RW; 
when CIIIplo => 
r_CIIIplo <- RW; 
-_CIIIplo <- not (RW) ; 
when caphi => 
r_CIIIphi <- RW; 
ww_CIIIphi <. not (RW) ; 
when enthi => 
r_enthi <= RW; 
when entlo "'> 
r_entlo <= RW; 
when altenthi => 
r_altenthi <= RW; 
when al tentlo => 
r_altentlo <= RW; 





w_tcr <= ww_tcr and not(P02); 
w_cmplo <= ww_cmplo and not(P02): 
w_cmphi <= ww_cmphi and not(P02): 
writ._r.g : proc.ss(RST. w_tcr. w_cmplo. w_cmphi. OAI) 
begin 
if (RST = '1') then 
ICIE <= • 0' : 
OCIE <= '0'; 
TOIE<= '0': 
~lsif (w_tcr = '1') then 
ICIE OAI (7); 
OCIE <= OAI (6); 
TOIE <= OAI(s): 
IEOG OAI(l): 
OLVL <= OAI (0): 
end if; 
if (w_cmphi = '1') th.n 
output_compar.(ls downto 9) <= OAI; 
end it: 
if (w_cmplo = '1') th.n 
output_r.ompar.(7 downto 0) <= OAI; 
end if; 
~nd proc.ss: 
cmp_inhibit : process (RST. w_cmphi. w_cmplo) 
b.gin 
if (RST = '1' or w_cmphi = '1') th.n 
output_compare_lnhibit <= '1'; 






cap_inhibit: process (RST. r_caphi. r_caplo) 
beqin 
if (RST = '1' or r_caplo = '1') tb.n 
input_,:aptur._inhibit <= '0'; 
~lsif (r_caphi • '1') then 
input_,:apt_ur._inhibit . l' ; 
.13 .. 
input_c,~pt.ur .. _inh ibl t. 
end 1 E; 
.. nd pro': .. 3:.1; 
buffer_1o_hold 
r_,sltcntlo. 
b .. qin 
if (RST 'I' or r_cntlo : '1' or r_altcntlo '" '1') then 
buffer_la_hold <. '0'; 
.. lad (r_r.nthi = '1' or r_",ltcnthi • '1') tb.n 
butfer_lo_hold '1'; 
.. 13e 
buffer_la_hold <= buff.r_lo_hold; 
.md if; 
.nd process; 
load buff.r : process (r_cnthi. r_altenthi) 
begi;:; 
if (r_cnthi = '1' or r_altcnthi " '1') th.n 
buff.r_lo <= counter(7 downto 0); 
end if; 
end proc.ss; 
read_buffer: process (RST. P02) 
beqin 
if (RST = '1') then 
r buff.r <= '0'; 
elsif (P02·ev.nt and P02 = '1') then 
if (buffer_lo_hold = '1') then 
r_buffer '1': 
else 




OAI rCIE & OCIE & TOIE & "000" & IBDG & OLVL when r_tcr 
.ls. 
"ZZZZZZZZ"; 




input_capture(lS downto 8) when r_capbi = '1' else 
"ZZZZZZZZ" ; 
input_captur.(7 down to 0) when r_caplo = '1' .ls. 
"ZZZZZZZZ"; 
OAr <,. output_compar.(lS downto 8) wben r_cmpbi " '1' .ls. 
"ZZZZZZZZ"; 
OAI output._compar.(7 downto 0) when r_CIIIplo = '1' else 
"ZZZZZZZZ" ; 
'1 ' 
'l~A!l:: count.r(1S downto 9) when r_enthi .. '1' or r_altenthi '" 
·ZZZZZZZZ" ; 
'l~~I <= count.r(7 downto 0) when (r_ent.lo = '1' or r_altentlo .. 
and (rjNU.r = '0') .ls. 
" ZZZZZZZZ" ; 




ibrary i ••• ; 
•• i •••. std_logic_1164.all; 
s. i •••. std_logic_unsign.d.all: 
ibrary hcOS; 
s. hcOS .hcOsxx.all: 
ntity g_spi is 
port (SDI. P02. RW. RST : in std_logic: 
SDO. SPlINT : out std_logic: 
ADDR_S : ADDR_TYPE; 
SCX inout std_logic; 
DAI : inout std_loqic_v.ctor(7 downto 0»: 
nd g_spi: 
rchitecture behavior of g_spi is 
ignal shreg. rdr : std_logic_vector (7 downto 0); 
ignal load_shift._reg : std_loqic; 
iqnal 3etSPIP. clearSPIP. willclearSPIP. willclearOCOL 
td_Iogic; 
ignal sck_count : std_logic_vector (3 downt.o 0); 
ignal sckg.n_on : std_logic: 
ignal SPIP. DeOL. SPIE. SPE. MSTR : std_logic; 
ignal r _control. w_control. r_stat.us. r_data. w_data std_logic; 
ignal ww_control. ww_data : st.d_logic; 
ignal p02_count std_Iogic_vector(l downto 0); 
ignal rst_count : std_logic; 
sckgen : process (RST. P02. SPE. MSTR. scxgen_on) 
b .. qin 
if (RST = '1' or SPE = '0' or MSTR = '0' or sckgen_on '0') 
h.n 
pOJ_count <= "01"; 
.. lsif (p02 , .,vent and p02 '1') then 
pOJ_count <= pOJ_count + "01"; 
end if; 
end process; 
SCK <= not (p02_count (1» when MSTR = '1' e13e 'Z'; 
sckgen_ctrl : process (load_3hift_reg. SPIP, sckg.n_on) 
beqin 
if (load_3hi ft_r.g = '1') then 
3ckgen_on <= . 1 ' ; 
.. lsi£ (SPIP = '1' or RST = '1') th.n 
sckq .. n_on <= '0'; 
.. 13e 
3ckgan_on <= sckgan_on; 
'tnd if; 
.. nd process; 
bit __ count .. r : proc:ess(SCIt. RST. SPE. sck_count. rst_count) 
b .. gin 
if ,RST = '1' or SPE = '0' or rst_count = '1') t.hen 
3ck_count <= "0000"; 
.. 1" i f (Sel' event and SCK ' 1 ') then 
3ck_,oount sck_count. "0001"; 
... nd it; 
end prOC.3": 
proc .. "s (RST, f'02) 
beqin 
if I RST : ' 1') then 
rst_count <= '0'; 
"etSPIP <= '0'; 
.. l"i£ (P02' .. v.nt and POJ = '1') t.hen 
if 3Ck._,"Ount : "1000" t.hen 
rst_count ' t ' ; 
.. lse 
rst_count <= '0'; 
end if; 
if sck_count "1000" ,,,"d SPIP 
3etSPIP . l' ; 
else 




load_rdr : process (s.tSPIP) 
b.gin 
if (setSPIP = '1') then 
' 0' then 
rdr (7 downto 0) < = shreg (7 downto 0); 
.nd if; 
end process; 
shift_reg : process (SCX. POJ. load_shift_r.g) 
begin 
if (load_shift_r.g " '1') then 
shr.g(7 downto 0) <= DAI (7 downto 0); 
alsif (SCK'event and SCX = '1') t.hen 
shr.g (7 downto 0) < = SO I & shreg (7 downto 1); 
end if; 
end proc.SS; 
spo_out : process (SCIt) 
begin 
if (SCIt' .. vent and SCIt 




address_dftcode : proc.s.(RST. P02) 
begin 
if (RST = '1') th.n 
r_status <= '0'; 
A-2 
r control <- '0', 
r:data <8 '0'; • 
::_~~!r:! ~~. :0'; 
abif (POl'event·anelPol. '1') then 
~-~!:~~:l<:.'~~: , 
r:data <= '0'; • 
ww control <8 '0', 
ww-data <. '0" • 
ca;a ADDILS is' 
when sper '"> 
r_control <- RN; 
ww_control <- not(RN); 
whan spsr => 
r_statu8 <- RN; 
when spclr ,,> 
r_data <8 RW; 
__ elata <. not (RW) ; 





",_control <= __ control anel not(POl); 
",_data <= __ elata anel not(POl); 
",rite_ctrlreg : process (RST, ",_control. OAI) 
b.gin 
i f ( RST = '1') then 
SPIE <- '0'; 
SPE <= '0'; 
MSTR <= '0'; 
elsif (",_control '1') then 
SPIB <= OAI (7); 
SPE <= OAI (6); 
MSTR <= OAI (4); 
.md if; 
end proc.ss; 
9PIP_flag : process (setSPIP. clearSPtp. RST. SPIp) 
begin 
if (RST " '1' or clearSPIP '1') then 
SPIP <= '0'; 
elslf (s.tSPIP = '1') then 
SPIp <= '1'; 
.. 1:-e 
SPIP "'= SPIp; 
.. nd if; 
end process; 
process (r_status. RST. SPIp. wi11c1earSPIP) 
begin 
if (RST = '1' or SPIP = '0') then 
willclearSPIP <= '0'; 
elsif (r_status " '1' and SPIp = '1') then 
willcl .. arSPIP '1'; 
else 
willclearSPIP <- wi1lclearSPIP; 
.. nd if; 
.. nd proc .. ss; 
proc .. ss (r _dat.a. w_data. willclearSFIP) 
beoin 
if Ir dat.a ~ '1' or w_data = '1') and willclellrSPIP 
.:1 .. ';r8PIP '1'; 
"1",, 
cle .. rSPIP '0'; 
.. nd if; 
.. nd pro.:e99; 
proce"s(r_status. ~ST. oeOL. willclearDCOL) 
beQin 
it (~ST ~ '1' or DeoL " '0') t.hen 
willcle .. rDCOL <: '0'; 
.. 13if (r_3L2tus = '1' ... nd DCOL" '1') th .. n 
wi llc lellrOeOL . 1 . ; 
el!'e 
willcl"arOCOL <= willc1 .. arDCOL; 
end if; 
.. nd process; 
process (r_data. w_data. ",il1c1earDCOL) 
begin 
if (RST = '1') then 
DCOL <= '0'; 
.. lsif (r_data = '1' or ",_data = '1') then 
if (sck_count 1= ·000·) th.n 
DCOL <= '1'; 
_lsif (wi11c1earOCOL = '1') then 
OCOL <= '0'; 





OAI (7 downto 
OAt (7 downto 





SPIE & SPB & '0' " MSTR" ·0000· 
when (r_contro1 " '1') als .. 
• zzzzzzzz· ; 
SPIP & DCOL " ·000000· 
when (r_status = '1') als .. 
• ZZZZZZZZ· ; 
rclr (7 downto 0) 
",hen (r_data ,. '1') els .. 
·ZZZZZZZZ· ; 
SPlINT <= SPIp and SPIE; 
and b.havlor; 
3 SCI VlIDL Model 
library l .... ; 
use i ...... stel.-logic_1164.lIll; 
library hc05; 
use hc05.hc05xx.all; 
entity g sci is 
port (POl. RST. RW. ROI. E : in std_logic; 
TOO. SCIINT : out stel.-Iogic; 
AOOR-S : in ADOR_TYPB; 
OAI ! inout std_logic_vector(7 downto 0»; 
rchitacture structure.l of g_sci is 
omponent g..,bauel 
port (E. RST, w_be.uclr. r-Pauclr. scit_on : in stel.-logic; 
OAI : inout std_logic_vector(7 clownto 0); 
SCIT. SCIR : out stel.-logic); 
el component; 
omponent g_tmit 
port (POl. RST. SCIT, T8. M. SB!:. TB. w_scclr : in stel_logic; 
OAI : in std_Iogic_vector(7 downto 0); 
TDO. TC. TORE. scit_on : out std_logic); 
d component; 
omponent ,,_rec 
port (RST. POl. SCIR. ROt. RE. RHO : in stcLlogic; 
M. WAtE. r_scclr. r_SCBr : in stcLlogic; 
OAI : inout std_logic_vector (7 downto 0); 
RORP. IOLB. ORUN. NI'. pB. R8 : buff.r stcLlo"ic); 
nd component; 
omponent g_ctrl 
port (RST. POl. RH. R8 : in std_logic; 
TORE. TC. RDRP. IDLE. ORUN. NI'. PE : in std_logic; 
ADOR_S : in AODR_TYPE; 
OAI : inout std_logic_vector(7 downto 0); 
r_SC3r. r_scdr. w_scdr. r-paudr. "'_baudr : buffer 
td_Iogic; 
SCIINT : out std_logic; 
WAIB. M. T8. SBI. RWlJ. RE. TB. ILIB. RIB. TeIE. TIB 
uffer std_logic); 
nd component.; 
ignal w_bauclr. r_baudr. scit_on. SCIT. SCIR. T8. M. SBle. TB 
td_logic; 
iqnal w_scdr. TC. TORB. RB. RWlJ. WAICB. r_scdr. r_scsr : 
t.d_lo!1 i c; 
i!1nlll RDRP. IOLB. ORIJN. NI'. pB. R8. ILIE. RIB. TCIB. TIB 
td_logic; 
q.-baud_i l1_baud 
port. map (E. RST. w_baudr. r_bauclr. scit_on. OAt. SeIT. 
Q_tmit_i : !1_tmit 
port map(POl. RST. SeIT. T8. M. SBIC. TB. w_scclr. OAt. 
TDO. TC. TORE. scit._on); 
!1_rac_i l1_c'!c 
port map(RST. P02. SCIR. ROt. RE. RWlJ. M. WAICE. r_scclr • 
OAI. RDRP. IOLB. ORIJN. NI'. pB. R8); 
q_~trl_i : Q_ctrl 
port map (RST. POl. RW. R8. TORE. TC. RDRP. IDLB. ORUN. 





ontiguration ct".J1_sci of !1_3ci is 
tor 3tructural 
tor ,,11 IJ_cr:rl us'! .. ntity 3ci .Q_'=trl (behavior); .. nd for; 
(or 0511 a_baud us ... mtity sci . a_baud (behavior) ; end for; 
for~ll <J tmit use antity sci.a_t.mit(babllvior); and for; 
for ~ll q-r#Jc use .. ntity sci.q_r"c(b.hllvior); and for; 
.. nd for; 
nd cfq_I1_"Cl; 
Tr~ltter VlIDL )foc.lel 
ibrary i ..... ; 
s .. i •••. std_loaic_1164.all; 
nt.ity a_unit i3 
port (r02, RST. SeIT. TB. M. SBIC. TE. w_3cdr : in std_loqic; 
DA I in std loo ic vttctor (7 downto 0); 
TOO. TC. TORE. scit_on out std_logic); 
rchitectur .. bebavior of a_tmit is 
"hreQ 3td_lol1ic_vactor (7 downto 0); 
tdr 3td_loqic_VttctorI7 downto 0); 
3tart_bit. 3top_bit. m_bit. trail_bit 
load_sbra" "td_loqic; 
3at_tc_int : std_logic; 
tc_int : std_logic; 
tdrf_int : std_logic; 
transmit: process (RST, 10ad_shre!1. setT) 
begin 
A-3 
if (RST = '1') th.n 
trail_bit <= '1'; 
TOO <= '1'; 
stop_bit <= '1'; 
start_bit <= '0'; 
mj)it <= • -' ; 
shr_go < = • - - - - - - - _. ; 
elsif (load_shre" = '1') then 
trail_bit <= '0'; 
TOO <= '1'; 
stop_bit <= '1'; 
stllrt_bit <= . 0' ; 
m bit <= t8; 
shrag <= tdr; 
.. lsU (SCIT'event and SCIT = '1') than 
TOO < = start_bi t; 
start bit <= 3hr.,,(0); 
shreg"'( I; downto 0) <= shr." (7 downto 1); 
if (m = '1') t.hen 
shre" (7) m_bit; 
.l"e 
shreg(7) <= :stop_bit; 
end if; 
m_bit <= stop_bit; 
stop_bit <= trail_bit; 

trail~it <- '1'; 
end if; 
end proce •• ; 
:'~i!o_.hreO' I proce •• (RaT. PO~) 
if (RaT 2 '1') then 
load-shreO' <- '0" 
el.if (PO~'ev.nt and PO~ 2 '1') 
if (tdrf_int 2 '1' and tc int 
load-shreO' <- '1" -
el.. • 
load-shr.O' <- '0 ' ; 
end if; 
end if; 
end proc •• s; 
then 
= '1') then 
~~~~rs : proc.ss(w_scdr. load_slar.g) 
if (RST = '1' or load_shr.g = '1') then 
tdrf int <2 '0" 
abit (w_scdr' .~t and w_scdr = '1') then 
tdrf_int <2 '1'; 
and if ; 
and process; 
TDRE <- not(tdrf_int); 
dai_to_tdr : process(w scdr DAI) 
begin - , 
if (w_scdr = '1') then 
en~~ f ~= DAI; 
end process; 
~:q~~t_rs : process (RST , set_tc_int. load_shr.g) 
if (RST = '1') than 
tc_int <= ' 1'; 
.lsif (load_shr.g = '1') then 
tc Int <z '0" 
alsif (set_tc_i~t'.vent ~d set_tc_int " ' 1 ' ) then 
tc_int <= '1'; 
'tnd if; 
end proc.ss; 
set_tc_int <= '1' when trail bit = ' 1' ~nd stop-pit a '1' and 
m_bit - = '1 ' ~d shreg '" '11111111' and 
start_bit = ' 0 ' .lse 
. 0 ' ; 
scit_on_rs : proc.ss(RST . tc_int. load_sbreg) 
beqin 
if (RST = ' 1') then 
3cit_on <= '0' ; 
e13if (load_sbreg " '1') tb.n 
scit_on <= ' 1' ; 
el31f (tc_int · ev.nt ~nd l c _Int ' 1 ' ) th.n 
scit_on <= ' 0 ' ; 
.. nd if; 
'tnd proc<!tss ; 
.. nd b.b,svior ; 
:J.2 Renelvf!r VlIDL Model 
libr~ry I ..... ; 
us. 1 .... . 3td_loglc_ll64 . ,s11 ; 
us. i ••• . 3td_loglc_unsign.d.all; 
.. ntity o_rec i 3 
port (RST . r02. SC:IR . RDI. RE . RWl) : in std_logic ; 
M. WA~E . r_scdr . r_SC3r In ~td_loqic; 
DAI : inout atd_logic_v.ctor (? ~ownto 0) ; 
RDRP . IDLE. ORI.lN . NP . PE. Ra buffer std_logic); 
end g_rec; 
3iqnal sample : std_loqic_vector(9 downto 0) ; 
:lignal r.c_sbr.g : std_loqic _v.ctor(lO riownto 0) ; 
signal rdr : std_logic_v.ctor(? downto 0); 
signal sbr.g_clk std_logic ; 
siqnal major_out : std_logic ; 
signal setNP . setORIJN . setFE. setRORP . setIDLE : std_logic; 
signal NP_int : std_logic ; 
signal m_bit : std_logic ; 
signal s.t_3cir_cnt_Oll1 : std_logic ; 
signal st.art._"dQ._found : st.d_logic ; 
signal start_bit_samples : st.d_logic_vect.or(2 downto 0); 
signal .sbc : std_loglc_vect.or(2 downto 0) ; 
sianal scir_cnt : st.d_logic_vactor() downto 0); 
signal load_rdr : std_logic; 
signal r.set_rec_shr.g : std_logic ; 
3ignal cs. ns : st.d_logic_v.ctor(l downto 0) ; 
signal wi llc learRORP : std_logic; 
signal willclearIDLB : std_ logic; 
signal willclearORI)N : std_logic; 
signal willcl.arNP st.d_logic; 
sign~l willclearFE : std_logic; 
begin 
sampling : process (SCIR, setPS, RST) 
b.qin 
if (RST " '1') than 
ll'ample(9 downto 0) < = '1111111111'; 
elsif (set.PS = '1 ' ) then 
sampl.(9 downto 0) <= '1111111110'; 
elsif (SCIR·ev.nt. and SCI~ = '1') than 
sample(? downt.o 0) <. sample(S downto 0) " ROI; 
.. nd if ; 
.nd process ; 
st.art_edQ._det..ct : proces.(RST .... ple. rec_shreg, .cir_cot) 
begin 
if (RST " '1' or rec_.hreg(O) " '0') than 
start_edQe_found <= '0' ; 
set_.cir_cnt_Ol11 <- '0'; 
el.if (.tart_edQe_found '" ' 1') than 
if (scir_cnt = '0111') than 
set._scir_cot._Ol11 <- '0' ; 
r 
and if; 
ebif (s_ple(9 downto 7) .. '111" and s_pl.(6) .. '0 ' and 
(.tart-Pit_._ple. - '000' or start-pit_s_ple ... '~Ol' 
'100'» thanstart_bit_."Ple ... '010' or startjbit_s_ple. 
start_edQe_found <.. '1'; 
.et_scir_cnt_0111 <- ' 1'; 
and if; 
and proce •• ; 
:;~~count.ar I proces.(SCIR •• et_scir_CIlt_Olll) 
if (RaT 2 '1') than 
scir q1t < .. '0000" 
alsif (3tart_edQa_fo~d = '0') than 
scir_cnt <= '0111' ; 
.lsif (SCIR'avant and SCrR ,. '1 ' ) than 
scir_cnt <= scir_cnt + '0001" 
and if ; , 
and proca •• ; 
data_bit_r.cv : proce •• (scir_cnt) 
begin 
if (scir_cnt " '1010') than 
.n:~f~= sampla(O) " s .. pla(l) " s .. ple(~); 
.nd proca •• ; 
major_out <= '0' "'han (abc " '000' or abc = '010' or 
abc = '~Ol' or abc = 'lOO') else 
'1' ; 
~~,;-~.cir_cnt(3» when start_.dQa_found" '1' e13a 
,~: may caus. fa1s. triggar of r.c_shrag if 
- - at tha t illle stllrt_ .. dga_found goes to ' 1 ' 
NP _rs : proc.ss (shreg_c 1)(. NP. RST) 
bagin 
if (RST = '1' or NP = '1') than 
NP_int <= ' 0'; 
e1sif (NP_lnt ,. ' 1') then 
null ; 
.1sif (sbrag_clk ' evant and 3hrag_c1k = '1 ' ) then 
if (&bc = 'ODD' or &bc ,. '111') than 
NP_int '0' ; 
.. lse 
NP lnt '1 ' ; 
.. nd if; 
end if ; 
.. nd process ; 
flag_clear : proca.s(r_scdr. r_scsr , RST) 
begin 
if (RST ~ . 1 .) then 
wlllclearRDRP <= . 0 ' ; 
wlllcl.arIDLE < = ' 0' ; 
..,lllcl .. art) RI.JN c= ' 0 '; 
.., I 1 I c I .. a rNP < = . 0 .. 
..,lll c l .. llrFE c = ' 0 ': 
.. 131f ("_,,c3r: 1 , ) ' then 
wi 1 ~c ' ... rRDRP < = RDRP' 
wi Ilc!.~rIDLE < = IDLE : 
wlllcl ... r ORIlN -= <.l RIlN: 
..,lllcl .... rNP < = li P ; . 
wlllcle .. rFE <= PE ; 
.. 13it (r_3cdr : ' 1 ' ) then 
..,illcl .... rRDRF ' 0 '; 
·"i 11 c learIDLE <= ' 0' ; 
will -:: learlJRIlN ,,. ' 0" 
willcl./lrNP ' 0 ';' 
wi l lc learPE ' 0 '; 
.. nd i f ; 
.. nd proc e"3 ; 
f14Q_rS process (RST . r _3cdr. wlll c le .. rNP . willcl.arPE. 
i llc learR.DRP . 
..,\ Ilc 1./lrORI.JN . ·.d Ilc l.ar IDLE. setNP. lI.tPE . 
• t. RDRF . 
begin 
if ( RST . 1 . I t.ban 
NP < = ' 0'; 
FE <= . O· ; 
RDRP . O· . 
t)RI.lN < = . 0 ' ; 
IDLE <= . O' ; 
.. lse 
i f (wi11clearNP 2 '1 ' ~d r_scdr 
NP <= . O' ; 
.. Is if (satNP = ' l') then 
NP < = ' l' ; 
end if; 
if (wil1cl.arPE = '1 ' and r _3Cdr 
FE <= ' 0' ; 
e1sU (setPS = . 1 ' ) then 
FE <= . 1 ' ; 
.. nd if ; 
. 1' ) then 
'1 ' ) t.hen 
if (willc1aarRDRP = . l' .snd r _scdr ,. . 1 .) then 
RDRP <= . 0 ' ; 
a1sif (s.tRORP" ' 1 ' ) than 
RDRP < = ' 1' ; 
end if ; 
1 f (wi llc learORUN = . l ' ~d r _scdr = . 1 ' ) then 
ORUN <= '0 '; 
elsif (setORUN 2 '1') than 
l)RUN <" . 1 ' ; 
end if ; 
if (wi llc learIDLE = ' 1 ' and r _scdr ,. ' 1 ' ) then 
IDLE <= ' 0 '; 
els ~ f (setIDLE = ' 1 ' ) than 
IDLE <= '1 '; 
.. nd if; 
.. nd if ; 
end process ; 
shi ft._datoS_bi t : process (sbraO'_c lk . r a.et_rac_.hreg, RST) 
begin 
A-4 
if (RST ,. ' l ' or ras.t_rec_shreq " . 1 ') then 
r.c_shreg(10 downto 0) <= '01111111111' ; 
Ill_bit <= '1' ; 
el.if (.breg_.=lk ' event .",d shrag_clk. '1 ' ) than 
if (M = ' 0 ' ) tban 
1); rac_.hrag(10 downto 0) <- ~ajor_out a rac_.hrag(10 downto 
al.a 
rac_.hrag(10) <- major_out; 
~Jbit <a rac_shrag(10); 
en~a~i7hrag(9 downto 0) <- .Jbit a rac_shrag(9 downto 1); 
end if; 
end proca •• ; 
shrag to rclr : proca •• (RST, load_rclr ) 
bag in- -
if (RST a '1') then 
rdr <=- • --------. ; 
satRDRP < .. '0'; 
setORON <- '0'; 
satPE <= '0'; 
satNP <= '0'; 
satIDLE <- '0'; 
elsif (load_rclr .. '1') then 
if (RDRP = '0' and PE = '0') then 
rclr < .. rac_shreg(9 downto 2); 
R8 <a mJblt; 
setRDRP <= '1'; 
setORON <.. '0'; 
else 
setRDRP <- '0'; 
setORUN <= '1'; 
and if; 
if (rec_shreg(10) 
setPE <= '0'; 
'1') then 
.. lse 
setPE '1' ; 
end if; 
If (NP_int = '1') then 
set.NP '1' ; 
",13e 
3et.NP '0' ; 
end if; 
'lIs. 
3.t.RDRP <= '0'; 
set.ORIJN <.. '0'; 
s.tPE <:z '0'; 
3.t.NP <= '0'; 
set.lDLE <= '0'; 
.tnd if; 
end process; 
3~at.e_combin : process (cs, st.art_edge_found, RST) 
b"gin 
if (RST = '1') t.hen 
ns <= "00'; 
reset_rec_3hr .. g <= '0'; 
load_rdr <= '0'; 
.. Ise 
n3 <= C!l; 
reset_rec_shreg <= '0'; 
load_rdr <= '0'; 
case cs i3 
",h .. n '00' => 
if (3tart._edge_found = '1') then 
ns <= '01'; 
end if; 
",h .. n '01' => 
if (start._edge_found 
n3 <= "10'; 
end if; 
"'hen '10' => 
n3 <= "11'; 
load_rdr <= '1'; 
",h .. n "11' => 
n3 <= "no'; 
re3 .. t_r"c_3hreg 
",h .. n other3 
null; 
Plnd r:a~e; 
.. nd if; 
.. nd prOC .. 33; 




w" i t. un ~ i I PO 2 ' even t ~d po 2 . 1 ' ; 
': :1 ~, = U3; 
.. nd process; 
01. I <= rdr when r _scdr = . l' .Ise 
'ZZZZZZZZ'; 
.. nd behavior; 
3.3 BRud RAte GenerAtor VHDL Model 
I ibrary i ••• ; 
us. i •••. 3td_Iogic_1164 ... 11; 
use i .. ee.std_Iogic_unsign.d.all; 
ent.ity g_baud is 
port. (E. RST, ",_baudr, r..,.baudr, .cit_on : in st.d_logic; 
01.1 : inout st.d_logic_vect.or(? downt.o 0); 
SCIT. SCIR : out. st.d_logic); 
end g_baud; 
archit.ect.ur. behavior of g_baud is 
signal SCP : std_Iogic_vector(l downto 0); 
signal SCR : std_logic_vect.or(2 downto 0); 
signal e_by_scP : st~logic; 
signal e_by_scr : std_logic; 
signal scir_by_16 : std_logic; 
begin 
dai_to_baudr : process (w_baudr. 01.1) 
begin 
if (w_baudr = '1') then 
SCP <= OAI (5 downt.o 4); 
SCR <= 01.1 (2 down to 0); 
end if; 
.. nd process; 
OAr <= '00' • SCP • '0' • SCR "'hen r_baudr = '1' el.e 
'ZZZZZZZZ'; 
3cp_divide : proce •• (RST. R) 
variable count : integer range 0 to 14; 
begin 
if (RST" '1') t.hen 
count 1= 0; 
eJby_scp <- '0'; 
el.lf (E'event and'& ,. '1') then 
if (SCP .. '00· and count = 0) then 
count I. 0; 
eJby_scp <. not (eJby_scp) ; 
el.1£ (SCP .. ·01" tmd count = 2) then 
count :a 0; 
eJby_scp <- not (eJby_.cp) ; 
elsi£ (SCP " ·10· and count = 3) then 
count ,a 0; 
eJby_scp <", not (eJby_.cp) ; 
el.H (SCP = ·11· and count .. 12) then 
count: = 0; 
eJby_.cp <:0 not (eJby_scp) ; 
else 




scr_divide I proce.s(RST, e_by_.cp) 
variable count I integer range 0 to 128; 
begin 
if (RST = '1') then 
count := 0; 
e_by_scr <= '0'; 
elsif (e_by_scp'ev.nt. and e_by_scp = '1') then 
if (SCR = '000' and count = 0) then 
count : = 0; 
e_by_scr <= not. (4_by_scr) ; 
41sif (SCR = '001" and count 1) then 
count: = 0; 
e_by_scr <= not (e_by_scr); 
elsif (SCR = '010" .. nd count 3) ~hen 
count : = 0; 
e_by_scr <= not (e_by_3cr); 
41s1f (SCR = '011" ·~nd count ?) then 
count. : = 0; 
e_by_scr <= not (4_by_scr); 
41sif (SCR = '100' ·1I1d count 15) then 
count. : = 0; 
,,_by_scr <= not (,,_by_scr) ; 
'lIs i f (SeR = "101' .~nd count 31) then 
count : = 0; 
"..,.by_scr <= not (e_by_scr) ; 
elsif (SCR = "110" and count 63) then 
count := 0; 
,,_by_scr <= not(e_by_scr); 
elsif (SCR = "Ill" .. nd count 12?) then 
count := 0; 
e_by_scr <= not (._by_scr); 
'lIs. 
count : = count + 1; 
.. nd if; 
.. nd if; 
.nd prOC"3S; 
cir_~ivid._by_16 : block 
iqnal o:ountO. countl. count2, count3 
egin 
pror.ess(RST. ,,_by_scr, scit_on) 
b .. gin 
if (RST = '1' or ",eit_on = '0') th.n 
countO <= '0'; 
.. Is if (e_by _scr' "vent .snd ,,_by _3cr . 1 ') then 
countO <= not (countO); 
.. nd if; 
.. nd process; 
proces", (RST, ",c i ~_on. .:ounr.O) 
beQin 
if (RST = '1' or "clt_on = '0') then 
<7ount 1 < = . 0 ' : 
.. I", it (.:ountO · event .tnd ·:ountO 
<7ountl <= no~(countl); 
.. nu if; 
'tnd pror..:.\~; 
proc~",s(RST, scit_on. o;ountl) 
b"Qin 
. \ ') r.h.n 
if (RST" .\. or "clt_'~n = '0') '. hen 
,~ount2 <: . O· : 
.. ISlf (r:ountl· .. vent 3nd countl '1 ' ) .. h.n 
c ount}, ..;= not (count2); 
.. nd if; 
.. nd proceS3; 
proce",,,, (RST. scit_on , count2) 
begin 
if (RST = '1' or scit_on = '0') ~hen 
count) <= '0'; 
elsif (count2'ev.nt ~d count2 = '1') then 
count3 <= not(count:1); 





.4 aeMIIWrUe CoDtroi VlIDL Model 
ibrary ieee; 
se i ..... std_Iogic_1164 . all; 
ibr .. ry hc05; 
se hcO 5. hc05xx . .sll; 
ntity a_ctrl is 
port (RST, P02, RW, RB in std_logic; 
TORB. TC, RORP, IDLE. ORUN. NP, PE : in std_logic; 
.t.OOR_S : in AOOR_TYPB; 
01.1 : inout std_Iogic_vector(? downto 0); 
r_sc.r. r_scdr, ",_scdr, r_baudr. ",_baudr : buffer 
td_Iogic; 
SCIINT : out std_logic; 
WAKE, M. TB. SBK. RWI), Ra, Ta. ILIE, RIB, TeIE, TIR 
ufter std_logic); 
nd g_ctrl; 
rchit.cture behavior of ,,_ctrl i. 
A-5 
signal r_seer1 st~logic; 
signal w seer1 st~logic; 
signal r-secr~ I st~logic; 
signal w:sccr~ st~logic; 
--signal rr_secr1 st~logic 
--.ignal ¥v_sccr1 : st~logic 
--signal rr_seer~ : st~logic 
--signal ww_sccr~ : st~logic 
--signal rr_scsr : st~logic; 
--signal rr_baudr I std_logic; 
--signal ww_baudr : st~logic; 
--signal rr_scdr st~logic; 
--signal ww_.cdr std_logic; 
begin 
:::f:SS_deCOde : proce.s(RaT. P02) 
i f (RaT '" '1') then 
r_sesr <= '0'; 
r_scdr <= '0'; 
w_scdr <= '0'; 
r_baudr <= '0'; 
w_baudr ' 0 ' ; 
r_sccr1 <= '0'; 
w_sccrl <2 '0': 
r_.ccr2 <= '0'; 
w_.ccr2 <:: '0'; 
elsif (P02 'ev.nt and P02 
r_scsr <2 '0'; 
r _scdr <:: '0'; 
w_scdr <= '0'; 
r_baudr '0' ; 
"'_baudr <:: '0'; 
r_sccrl '0'; 
",_sccr1 ' 0 ' ; 
r _sccr2 ' 0 ' ; 
w_3ccr2 '0' ; 
ca3e AOOR_S is 
wnen sccrl ::> 
r_sccrl <= RW; 
w_sccrl <'" not(RW); 
"'hen sccr2 ::> 
r_sccr2 <= RW ; 
w_3ccr2 <'" not(RW) ; 
wnen .csr => 
r_:Jcsr <:: RW; 
"'hen baudr => 
r_baudr <= RW; 
",_baudr <'" not(RW); 
wnen scdr => 
r _3cdr <= RW ; 
w_:Jcdr <:: not(RW); 
wnen ot.ners => 
null ; 
.. nd ca.e; 
end it ; 
end proc ... s ; 
'1') then 
writ .. sccr ; proces3(RST, "'_3ccrl. w_scer2 . OAI) 
beqin-
if (RST = ' 1 ' ) t_hen 
H • = '0 ': 
WAKE ~= '0' ; 
.. I:lif (w_:Jccr1 = '1') then 
Ta < = OA 1 (6) ; 
H <= DA1(4); 
WAKE <= DA1P) ; 
.. nd if ; 
if (RST = ' 1') then 
TYE 0( = ' 0 '; 
Tr:1E <= ' 0 '; 
RIE <~ ' 0 '; 
ILIE < = ' 0' ; 
TE <= '0'; 
RE < = ' 0' ; 
RWI1 ' 0 ' ; 
:>ElK .. = ' 0' ; 
.. 13if (w_3ccr2 = '1') t_nen 
TIE <= OAI (7); 
Tr: t E < = OA I (6) ; 
RI E < = OA I ( 5) ; 
I LIE < = OA I (4) ; 
TE < = OAt (3) ; 
RE < = OA I (2) ; 
kW'1 '" = OA I ( 1 ) ; 
StlK <:: OAI(O) ; 
.. nd if; 
OAt <= TORE & TC " RDRP " IDLE & ORUN " NP " PE " "0' when 
(r scsr = '1') 
- .. lse "ZZZZZZZZ"; 
OAI <= TIE" TCIE " RIE " ILIE " TE " RE " RWU " SBIt when 




.. lse "ZZZZZZZZ'; 
R8 " T8 " "0' " M " WAItE " "000" wnen (r_:Jccrl 
"ZZZZZZZZ' ; 
«ORUN or RDRP) and RIB) or 
(IDLE and ILIE) or 
(TC and TeIE) or 
(TORE and TIE); 
end behavior ; 
p,..RlIel VO Port VHDL Model 
library ie.e; 
U:J. ieee , 3td_logic_l164 , all ; 
.. ntity Q-port. is 
generic (port._widtn ; integer := 8) ; 
port. (RST. P02, B2 . KNOS. OIN. PLS. BGA. INVB. 
'1 ' ) 
sTRA. ~P. R_FL. W_P , W_PL. ~PIOC ; in st.d_logic; 
STRB, STAP : but fer std_logic; 
OOR : in std_logic_vector (port_width - 1 downt.o 0); 
PORTA : inout st.d_logic_V8ct.or(port_width - 1 downt.o 0); 
OAI : inout st.d_logic_vector(7 downt.o 0) :2 'ZZZZZZZZ'): 
end g-port ; 
arcbitecture behavior of g-port is 
signal latch-PQrt . strb_1nt : st<1-10gic :" ' 0'; 
I!~~~ , stra_out. strb_lh •• trb_.h. strb_oh •• trb_hda : .t~logic 
ignal ' willclearSTAP : std_logic :. '0'; 
ignal platch : .t~logic_veetor (port_width 1 downto 0); 
i~:l pdjbut : .td_logic_vector(port_width - 1 downto 0); 
write : proce •• (W_P. W_PL) 
begin 
it (W_p:: '1' or W_PL '" '1') then 
P<i..buf <- OAI; 
end it; 
and proce •• ; 
OAI <'" PORTA when R P = '1' else 
• ZZZZZZZZ'; -
01.1 <'" platch when R PL = '1' el.e 
'ZZZZZZZZ'; -
data_out: proce •• (DOR. pdjbut. KNOS. OIN. STRA. RGA) 
begin 
for 1 1n port_width - 1 downto 0 loop 
if (OOR(i) :: '1' or (KNOS '" ' 1' and OIN = ' 1' and 
(STRA xor EOA) " '1'» then 
PORTA (i) <:: pdj)uf (i); 
else 




STAP _3C : process (RST. "'ille learSTAP. R_PL. STRA_OIJT. STAP) 
beqin 
if (STRA_OIJT = '1') then 
STAP <:: '1'; 
.. 13i f (R_PL = '1' and ",i llclearSTAP '1') or (RST '1') then 
STAP <= '0 ' ; 
.. 13e 
STAP < = STAP: 
.. nd if; 
.nd proce3.; 
willclearSTAP_:Jc : proce3s(RST. R_PIOC. STAP . willclearSTAP) 
begin 
if (RST = ' 1' or STAP = ' 0') tnen 
",illclearSTAP <= ' 0'; 
.13if (R_PIOC = '1' and STAP = '1') tben 
wi lle learSTAP ' 1' ; 
.. 13e 
willclearSTAP <= ",illclearSTAP; 
.. nd if; 
.. nd proce33; 
-- detect ,sctive .. dge of STRA and latch data in siaple and full 
Input hs 
proce33 
variable last3tra : st.d_logic ; 
beqin 
",ait until P02'event .snd P02 :: ' 1' ; 
st.ra out <= ' 0" 
latch-port <= '0'; 
it (last3t.ra = nor_(ECA) ~d STRA = ECA ) then 
3tra_out <= ' 1' ; 
if «(KNOS:: '0') or (OIN = ' 0' andSTRB = INVB» then 
latcb-port <= ' 1 '; 
end if: 
.. nd it ; 
l.sst.3tra : = STRA ; 
.. nd proceS3 ; 
loSt.ch ina proce33 (loSt.eh-port) 
b"qin 
if (loStch-port. ~ ' I') then 
pl",tch <= rORTA ; 
.. nd if; 
.. nd pror:e33; 
- - :3 imp le h"'ndsh"'ke 
prOC .. 33 (W_f' ) 
b .. qin 
If (W r : ' 1 ' ,nd HNDS 
3r_rb_"h ' 1 ' : 
.. I .. e 
3t.rb_3n 
.. nd if; 
'0' ; 
' 0 ' ) then 
.. nd proc .... s ; 
-- input hands bake mode 
process (R_FL. stra_out , HNDS, OIN) 
begin 
if (R_PL = '1' or \) IN ' 1 ' ) then 
.13i£ (stra_out'event and stra_out. 'I') tben 
if (HNOS = '1' and 0IN = '0') t.hen 
.. t.rb_ih ' 1 ' : 
else 
:Jtrb_ib <= ' 0' : 
.. nd if: 
.. nd if; 
end process; 
- - output. handshake lIIode 
process (W_PL. stra_out.. KNOS. OIN) 
begin 
if (stra_out = '1' or OIN " '0') then 
strb_oh <= '0'; 
e191f (W_PL'event and W_PL :: '1') then 
if (KNOS .. '1' and OIN :: ' 1') then 
strb_ob ' 1 ' ; 
else 
3t.rb_oh <= '0' ; 
end if ; 
end if ; 
end process; 
3trb-pulse : process 
variAble lastval. currentval : st<1-10gic; 
begin 
A-6 
wait until Bl ' event and B~ " '1'; 
current.val :" strb_sb or strb_ih or strb_oh; 
3trb_bds <= '0' ; 
if (lastval = . o· and currentval a '1') then 
.. t.rb_bd. ' 1 . ; 
end if; 
l.sstval : = currentval: 
.nd proce.a; 
a ~~:~-;~~e<a not(atrb_ih) wh.n (HNDS s '1' and OIN a '0' and PLS 
'0') else strb_oh wh.n (HNDS a '1' and OIN a '1' and PLS a 
strb_hda; 
STRB <= strb_int wh.n INVe = '1' else 
not (strb_int) ; 
.nd behavior; 
5 CPUVHDL Model 
cpu.vhd 
library ieee; 
use i •• e.std_logic_1164,all; 
library hcO S ; 
us. hcOS.hcOSxx.all; 
ent.ity cpu is 
port (RaT, PHI1, PHIl, INTIQPN, INTGC10, KAPPYBAR, NTP1, 
INT1, ~NTl, INT3, INT4, INTS, Nfn(80BAR : in st.~logic; 
DAI : lnout std_logic_vector(7 downt.o 0); 
CPUEIRT, WAITX, STOP. LIRBAR, RW : out std_logic; 
end cpu;ADDR' ADDRBAR : out std_logic_vector(lS downto 0»; 
archit.ectur. behavior of cpu is 
component cpuint 
port (RaT, PHI1, PKI2, INTCC10, HAPPYBAR, NTP1, 
INTl, INT2, INT3. INT4, INTS, VECL, TR26, 
CPIJCCRI . NXLL : in st.d_log ic; 
I : in st.d_logic_v.ctor(7 downto 0) ; 
WAITX, STOP , LIRBAR, H17, H20, PB41, H9, 
TR37, TR38 , TR39 : out std_logic) ; 
.. nd component; 
~omponent pl~_reg 
port:. (Rt'lT , "HIl, PHIl, INTIQPN. Nr.lMBOBAR , TR26 , TR37, 
TR38, TR39, H17 , H20, PB41, H9. NXLL : in st.d_logic; 
VECL, CP'.lEIRT , CP')CCRI, RW : out. std_logic; 
[ : in std_logic_v4ctor (7 downt.o 0); 
C8 : in STATE_TVPE; 
ADDR : out std_logi~_vector (15 downto 0); 
DAI : inout std_logic_vector (7 downto 0»; 
.. nd ~ompon.nt; 
~omponent 3t~te_count.r 
port (PKI1 , RST : in std_logic ; 
NXLL : buff.r std_logic: 
TR26 : out std_logic ; 
I : in 3t.d_logic_v .. ctor(7 downto 0) ; 
CB : out STATE_TVPE); 
.. nd compon.nt; 
component inst_reg 
port (H17 , H20 in std_logic ; 
OAI : inout std_logic_v .. ctor(7 downto 0); 
L IBAR : out :st.d_Iogic_v.ctor(7 downto 0); 
VB : out std_Iogic_vector(11 downto ~» ; 
.. nd compon .. nt; 
:3iQnal H17 , H20, H9 , VECL , PB4l. TP.26 , NXLL . CrrrCCRI. TR37, 
TR3~ . TR l 9 std_logic; 
3ign~1 I : 3td_loQic_v .. ctor(7 downto 0); 
3iqn~1 CB : ~;TATE_TVrE; 
b"Qin 
c puint. _i ~puint port map I 
R~;T , f'Hlt. !'HI2. INTr.C10 . HAPPV8AR, NTP1. INTl. INT2, 
INT~. INT4. 
INTS , VECL. TR26 .• :prrCCRI . NXLL. I ..... AITX . STOP, 
LIRBAR. H17, H20 , 
PB41 . H? TRJ7. TRJa. TRl9); 
pla_reg 
parr. map (RST . PHI1. MU:! . INTIQPN. NflMBOBAR. TR26. 
TR~7 . TFna . 
TR39 . H17 . H20. PB41. H9 , NXLL. VECL, 
cr'''EIRT. Cf'''CCRI. 
RW . I, CB. ADOR . OAI) ; 
state_counter port map ( 
PH It . RST . NXLL. TR26 , 1. CB); 
inst_r .. g_i : inst_r .. a port map 
H17 , H20. OAI, I, open, op.n); 
.. nd behavior; 
~onfiguration ,~fg_cpu of cpu is 
tor behavior 
tor cpuint_i : cpuint use .. ntity work . cpuint(behavior); 
.. nd for ; 
for pla_reg_i : pla_r.g use entity work . pla_r.g(behavior); 
end for ; 
for stat._counter_i : stat.._counter us. entity 
work.st~te_counter(b.havior); 
end tor ; 




6.1 StA&e CoUDwr VHDL Model 
libr~ry i.e. ; 
us. i ••• . std_logic_1164.~11; 
library hcO 5 ; 
use hc05 . hc05xx.all ; 
.. ntity 
port 
state counter ls 
(PKll-:- RST : in std_logic; 
NXLL : buffer std_logic; 
TR26 : out "td_Iogic; 
I : in std_Iogic_vector(7 
CB : out STATK_TVPE) ; 
8nd :stat.e_counter ; 
downto 0); 
rchitect.ur. behavior ot state_counter i. 
ttribute STATE_VECTOR : STRING; 
ttribut.e STATE_VECTOR of behavior : architecture is 
·curr.nt._st.at.e" ; 
rr.nt state and next st.ate 
ignal pr.nxll : std_logic; 
sync : process 
begin 
wait until PHl1' .vent and PHI1 
curr.nt state <= next st.at.· 
.nd proce;s; -, 
'0' ; 
cOllbin1 : process (curr.nt_st.4t.., I, RST) 
begin 
next_st.at. <= current._state; 
-- default 4ssignaent. 
pr.nxll <= . 0'; 
if (RST = '1') t.hen 
next_st.ate <= stat..OA; 
else 
cas. current state is 
when stat.eOA ,,> 








next. _stat.e stat.08; 
when state08 





when stat .. 15 
next_3tate <" stat..OS·; 






if (I = RTS) th.n 
n.xt_st~te <: stat.OB ; 
.. Is it (I (3 downto 0) = • 1 101') t.hen 
-- JSR 
next_~t.ste 







if ([ " Kt'L nr I = SW[ or [ 




next. state <= st~teOB; 
.. nd if~ 
when 3tate16 = .~ 

















- - state 
if (I "10111101" or [ "11001101" or I = "11011101" 
"11101101' or 1 
next_state <" statelP ; 
" 11111101" or I = BSR) th.n 
-- JSR 
elsif (1(7 downto 4) = "0000" or 1(7 downto 4) 
"0001") then -- (BTlI_O or BSC_1) 
"11001100" 
"11111100" 
n.xt._state <= :stat.OB; 
elsif (I '10101100" or I 
I " "11011100" or 1 
"10111100" or I 
"11101100" or I 
1(7 downto 4) " '0010") then 
next_stat .. <" stat.OS; 
pr.nxll <= ' I '; 
JMF OR BRANCH (JMP or REL_2) 
A-7 
ebit (1(7 downto 4) ,. °0011° or 1(7 downto 4) 
°0111°) then -- (DIlL3 or IJC7) 
next_state <,. state07; 
°11000111° :~.if (I .. °10100111° or .. °10110111° or I s 
°11110111' or 
.11001111° or 
I .. '11010111° or I - °11100111° or I s 
I = '10101111· or ,. ·10111111· or I .. 
I = "11011111' or I - "11101111' or I .. 
when stateOB -> 
ount OB 
when stateOS I stateOD .. > 
state count OS or OD 
if (1(7 downto 4) s "1100") then 
BXT_C 
next_state <- state16; 
-- state 
·11111111') then 
-- STA OR STX ebif (1(7 downto 4) = "1101") then 
n.xt_state <- stateOB; 
or 
ehit (1(7 downto 4) - "1100" or 1(7 downto 4) .. "lOll. -- IX2_D next_state <'" state16; 
1(7 downto 4) .. "1111") then ebH (I (7 downto 4) "0000· or 1(7 downto 4) "0001" r 
next_state <,. state06; 
end if; 
(BXT_C or DIlLB or IX_P) I(7 downto 4) s "0011" or 1(7 downto 4) .. "lOll" 






if (I (7 downto 4) = "0001") then 
-- B8C_l 
next_state <,. stateOC; 
eIsH (I (7 downto 4) .. "0000') then 
-- BTB_O 
next_state <= stateOP; 
end if; 
when stateOC => 
when :Jtate14 => 
next_state <= stateOS; 
prenxll <'" '1'; 
when stateOP => 
state04; 
when state04 => 
lf (I = BSR) th.n 
next_state <= state1F; 
els. 
n.xt_state <= st~t.OS; 






n.xt._3t~te <= st.~teOS; 





-- stat .. 
-- state 
r 
1(7 downto 4) .. "0111" or 1(7 downto 4) '" "1111') 
(BTB_O or B8C_1 or DIlL3 or OIR_B or IX_7 or IX-p) 
next_state <'" statel1; 
hen 
ebif (1 (7 downto 4) '" "0110" or 1(7 downto 4) = "1110") 
-- (IX1_6 or IXl_E) 
r I s 
next_state <'" state19; 
el9H (1(7 downto 4) = "1001") then 
-- INH_9 
next._state <= state1D; 
el9i£ (1(7 downto 4) = "0100" or 1(7 downto 4) = "0101" 
HUL) then - - ( INHA_ 4 or INHX_S or (MOL = I» 
next_state <s state07; 
el9i£ (1 (7 downt.o 4) = "1000") then 
-- INH_8 
next_state <= statelF; 
.. lsif (I (7 downto 4) = "0010" or I ,. a8R) then 
-- REL_2 
n .. xt_state <= stateOP; 
ehi£ (I(7 downto 4) = "1010") th .. n 
I MM_A 
n.xt_stat.e <= stat .. 06; 
4nd if; 
pr .. nxll <= ' 0'; 
wh .. n others => 
.. nd case; 
.nd If; 
.nd proc.ss; 
nxllg .. n : prOC.S3 
begin 
wait unt.il PHIl ' ev'mt and PHI1 
NXLL <= pr4nxll : 
.. nd prOC .. 33 : 
tr26g .. n prOC.3S 
bealn 
'1' ; 
-- st~te wait unt.il PHIl'.v .. nt and PHI1 
TR26 <= NXLL; 
'0' ; 
end prOC.3S ; 
nd b .. havior : 
- - ::ot.ate .~ bl.tnJCUOD o-odJnlt IUld EKecuUoD Unit 
lbrary i .... ; 
-- st~t. se i ..... st.d logic 1164.all; 
s .. 1 .... , :H.d~logic=uns iqned , ,,11; 
if (t "10101100" or 1 "10111100" or I = "11001100" 
"11011100" or I 
lbr~ry hc05 ; 
"11101100" or I = "11111100") se hcOS , hc05xx . ~II ; 
r:h.n 
next._st.at.e <= ~t~t.e05 ; 
prenx 11 < = ' 1' ; 
-- JMP 
41si! (t "10111101" or I '" "11001101" or I 
"11011101" or 
1 = "11101101" 1 "11111101" or I 
- - JSR, BSR 
n.xt. state <= statelF; 
e13if (1(7 downt.o 4) = ·0110" or 1(7 downt.o 4) 
r.h.n -- (IX1_6 or IX_7) 
next. state <= state07; 
elsit (1 "10100111" or I "10110111" or I 
"11000111" or 
"11010111" or I '" "11100111" or I 
"11110111" or 
1 = "10101111" or I .. "10111111" or I 
"11001111" or 
"11011111" or I '" "11101111" or I 
nt.lty pla_r.g i3 
g.neric (rst_v.ctor_hi : 3td_Iogic_vector (7 downt.o J) : = 
"01111111") : 
porr. (RST. ''HIt. rHO. INTIQPN. NI.TMf\oSAR. TR26. TR37. 
SSR) th.n TR38. TRH. H17 . H20. 1'841. H'J. NXLl. : in 3td_loqic; 
VECL. CPIJEIRT. ':rllCCRI. RW : out st.d_logic ; 
I : in std_ loa ie_'J'ector (7 downto 0) ; 
"0111") cs in STATE_TYPE ; 
AOOR : out std_log ic_v.et.or (15 downto 0); 
OA1 : inout st.d_logic_vector (7 downto 0)); 
nd pla_reg; 
rchiteeture bebavior of pla_reg is 
-constant rst_v.ctor _hi 
'01111111" : 










next state <= stat.OD; 
pren;;ll <= '1'; 
when stat.07 => 
i f (I = HUL) then 
n.xt state <s stat.IF; 
.lsif (I(7 downto 4) = "0100" or 1(7 downto 4) 
- - INHA 4 or INHJ,-S 
next st~te <= stat.lC ; 










next st.at.e <= state05; 
pren;;ll <= 'I' ; 
-- 3tate 
-- 3tat .. 
"0101" ) 
-- state 
comb in : process (MU 1 ) 
variable 51uout. alub, "lua, ace, ixr , sft , sp , teaph, sdb7. db 
std_logic_v.ctor (7 downto 0); 
variable pc , as. ab : std_logic_vect.or (15 downto 0); 
variable ccrz_reg, ccrc_r.g, ClIIp_reg, cpx_reg, bit_reg, lcb,-r .. g, 
ch : std_logic; 
variable ee : std_logic_vector (8 downto 0); 










std_logic '1' ; 
st.d_logic . 0 . ; 
std_logic '1' ; 
stcLlogic . 0' ; 
std_logic . 1 ' ; 
stcLlogic . 0' ; 
std_logic_vector C 7 
std_logic_vector(7 
if (K9 = '1') then 





-- cl.ar I flag 
cprJCCRI <= cc (3) 
.nd if; 
if (RST ~ ' 1') t.hen 
CPtrl!.IRT <= '1'; 
RW <= READ; 
OA I <: RELEASE; 
end if ; 
A-8 
if (RST a '0' ) then 
out -- r ••• t 
if (PKn = HIGH) then 
if ( (I a BSR) or 
(I a BRA) or 
(I ,. 8HI and cc(l) = '0 ' and cc(O) a '0' ) or (I • BLS and (cc(O) a '1 ' or cc(l) = '1') ) or (I .. acc and cc(O) 
" 
'0' ) or (I a 8CS and cc(O) = '1' ) or (I • aNB and cc (1) 
" 
'0' ) or (I BBQ and cc (1) 
'" 
'1' ) or (I a 8HCC and cc(4) = '0' ) or ( I 8HCS and cc(4) = '1' ) or (I " BPL and cc(2) .. '0' ) or 
(I '" BMI and cc(2) .. '1' ) or 
(I .. 8MC and cc (3 ) .. '0' ) or 
(I a 8MS and cc (3 ) = '1' ) or (I '" BIL and INTIQPN = '0' ) or 
(I 8IH and INT1QPN = '1' ) or 
« (I (7 downto 4) 
" 
"0000" ) and (I (0) '1') ) and (cc(O) '0') ) or 
-- 8RCLR 
« (I (7 downto 4) = "0000" ) and (I (0) = '0') ) and (cc(O) '1'» ) th.n 8RSBT 







Case C8 is 
"'hen 3tateOA => 
Power On Re3et 
flag 
low 
lf (PHIl = HIGH) then 
if (NUM808AR = '0') then 
a3 : = rst vector hi • "11101110" ; 
~ : = r3t:vector:hi • "11101110"; 
a3 : = "1111111111101110"; 
-- X"PPEE" ; 
,:tb : = "1111111111101110"; 
-- X"PPEE"; self-~heck 
913e 
a3 := rst vector hi • "11111110"; 
ab := r3t-vector-hi & "11111110"; 
·ss := "1111111111111110"; 
-- X"PPPE"; 
ab : = "1111111111111110"; 
-- X"PPPE"; 
.. nd If ; 
:Jp : = "11111111" ; 




. 0' ; 
.sb; 
C PI.IE I RT < = . 0 . ; 
.. nd if; 
count OA Po",er on Re3 .. t 
if (F'H 11 ; HI C:H) t. hen 
i t (1 = MI.IL) t, h .. n 
db : = ",Iuout ; 
i f (" t t ( 1) = . 1 .) t. hen 
slub : = ixr ; 
.. 13e 
~Iub : = "00000000"; 
.. nd if ; 
.scc : = db (0) & ",cc (7 downto 1) ; 
.. I" .. 
RW <= READ ; 
.:c (:I) : = . 1 . ; 
CPI.ICCRI <= cc(J); 
-- state count OA 
- - set. [ 
-- "et CCRI mask 
- - PHI1 
-- "t"te 
-- state count 17 
-- "et I f l.sg 
",b : = r3t_vector_hi & .,s(7 clownto 0); 
ab : = "11111111" " as (7 downto 0); 
.. nd if; 
low 
count 17 
ADOR <= ab ; 
else 
if (1 = MUL) th .. n 
"ft : = acc; 
alua := cc(O) " db(7 downto 1); 
-- C flag 
.. c : = ("0" • .slua) + ("0" • .slub); 
.sluout. := ec(7 downt.o 0); 
cc (0) : = .. c (8) ; 
else 
as := Ab + "0000000000000001"; 




when 3t.ata08 => 
if (PHl1 = HIGH) then 
if (I = MOL) then 
db : = aluout ; 
i f ( s f t ( 1 ) = '1') then 
alub : = 1xr ; 
else 
alub : .. "00000000"; 
end If; 
.sCC : s db(O) • acc(7 downto 1); 
else 
t.emph := OAI; 
if (I : SWI or I = KWI) then 
ab :. as; 
-- nUL 
-- set./clear C flag 
-- st.at.e 
- - state count 08 
ov 
ount 08 
if (Ab(2 downt.o 1) a "01") t.hen 
CPtJEIRT <z HIGH; 
end if; 
els. 
-- bAb11 = 0 and bab12 
Ab :a "00000000· " sp; 
end if; 
end if; 
AOOR <- Ab; 
else 
if (I = MOL) then 
sft : = aCC; 
alua :" cc(O) " db(7 down to 1); 
-- C flag 
ec := ("0" " alua) + ("0" " alub); 
aluout := ec(7 downt.o 0); 
cc(O) := ec(8); 
-- PHI1 
-- s.t./clear C flag 
els. 
if (Ab(2 downto 1) " "01") then 
-- bAbll = 0 and bab12 " 1 
CPUEIRT <= LOW; 
.. lsif (not(I = SWI or I = KWI» then 








if (PHI1 = HIGH) then 
i f (I = MIJL) then 
rib : = "Iuout; 
.Iub := '00000000"; 
aCC : = db (0) & acc (7 downto 1); 
else 
ab : = t_ph & OAI; 
.. nd if; 
ADDR ab ; 
,,13e 
1 f (I = KlJL) then 
sft := aCC; 
dlua := cc(O) " db(7 downto 1); 
-- C flag 
ec : = ("0". alua) + ("0"" alub); 
aluout : = .. c (7 downto 0); 
cc (0) CLEAR; 
cc(4) : = CLEAR ; 
.. lse 
it (1 RSS) then 
as "b - "0000000000000001"; 
o1S ~b; 
.. nd if; 
.. nd if; 
end if; 
if (PHII = HI GH) then 
i t ( I = MilL ) r, h .. n 
db : : ·,luout ; 
ixr : = .,luout ; 
.. nd if; 
.,b:= .• s; 
ADDR <: o1b ; 
.. 13 .. 
if ( PB41 = Lu W) then 
- - X"OOOl"; 
.sb • ·000000000000000 1 " ; 
.- X"OOOl" ; 
.. ls8 
".s ab ; 
.. nd if; 
-md if; 
",hen 3t.stelP :> 
if (FMll = HIGH) then 
if (I = MIJL) then 
db : = a1uout. ; 
if (s ft (1) = . 1 ' ) then 
.slub : = ixr ; 
e13e 
.slub : = "00000000" ; 
end if; 
acc : = db (0) " acc (7 downto 1) ; 
else 
temph : = pc (15 downto 8); 
ab : = "00000000" " 3P; 
- - st.ate count 18 
-- PHI1 
-- C flag 
-- H flag 
- - 3t.st. .. 
-- 3tat. e count 15 
- - PHIl 
-- st".te 
-- st4te count 11' 
if (I = SWI or I = KWI or 
db : = pc (7 downto 0); 
RW <= WRITE; 




AOOR <= "b ; 
else 
i f (1 = MUL) then 
sft : = aCC ; 
41ua : = cc(O) • db(7 downto 1); 
-- C flag 
ec:= ("0" • .slua) + ("0"" alub); 
aluout : = ec(7 downto 0); 
cc ( 0 ) : = ec ( 8) ; 
- - PHI1 
.ee/clear C flag 
el~~ (I SWI or I .. KWI or I = 8SR or I = "10111101" or 
"11001101" or 
I = "11011101" or I s "11101101" or I .. 
"11111101") then JSR 
A-9 
DAI <- db; 
el:: :.a ab(7 downto 0) - ·00000001·; 
en:P i~; ab(7 downto 0) + ·00000001·; 
end if; 
end it; 
ce(O) ,z ee(8); 
else 
-- .et/elear C flag 
if (I '" SWI or I ,. KWI) t.hen 
DAI <= db; 
sp := ab(7 downto 0) - ·00000001·; 
alse 
count lP -- state sp := ab(7 downto 0) + ·00000001·; 
end if; 
low 
when statellt => end it; 
end if; 
-- state count lit 
-- state if (PHIl 2 HIGH) then 
if (1 = MUL) then ount 12 
db ''" aluout; 
if (sft(l) 2 '1') then 
alub : '" ber; 
else 
alub , .. ·00000000·, 
end if; , 
el:~e : = db (0) £ ace (7 downto 1); 
ab(7 downto 0) :z sp; 
it (I = SWI or I '" KWI or 1(3 downto 0) '" ·1101·) then 
db := t_ph; 
RW <= WRITE; 
end if; 
end if; 
ADDR <= ab; 
else 
if (I = MUL) then 
3ft := ace; 
a 1 ua : = cc (0) £ db (7 downto 1); 
-- C flag 
.. c : = ("0" &. <slua) + ("0· &. ,dub); 
aluout := 4c(7 downto O} ; 
cc ( 0 ) : = ac ( 8) ; 
el"e 
-- PHI1 
set/clear C flag 
if (I = SWI or I = HWI or 1(3 downto 0) ,. ·1101·) then 
OAI <= db; 
3p := ab(7 downt.o 0) - "00000001·; 
el"e 
sp : = ab (7 dOlolllto 0) + "00000001·; 
end if; 
end if; 
.. nd if; 
-- 3t.at.e hen 
when statalA ,,> 
if (PHIl " HIGH) then 
if (I = HUL) then 
db : = aluout; 
if (sft(l) = '1') then 
alub :s ixr; 
alse 
alub : = ·00000000"; 
and if; 
ace : = db ( 0 ) &. acc ( 7 downto 1); 
alse 
ab(7 dololllto 0) := sp; 
if (I = SWI or I = KWI) then 
RW <'" WRITE; 
VECL <= HIGH; 
e13e 
ixr : = OAI; 
.md if; 
end if; 
AOOR <= ab; 
a13e 
if (I = MUL) t.hen 
3ft. : = acc; 
alua := cc(O) &. db(7 dOlolllto 1); 
-- C flag 
'1C ,= ("0· &. alua) + ("0· &. alub); 
.sluout. : = ec (7 doTo/flt.o 0) ; 
cc ( 0 ) : = ec (9) ; 
else 
-- stata count lA 
-- FHI1 
-- sat./clear C flag 
if (I = SWI or I = KWI) t.hen 
if «TR37 = HIGH) and (TR39 LOW) and (TR39 = LOW» 
count. lE .ss (7 dololllt.o 0) : '" "11111100·; 
low 
,.,hen 3t. ... t.'11) => 
if (rHIl = HIGH) t.han 
I f (I = MUL) t.hen 
db : = aluout; 
if (3 ft (1) = . 1 ') t.hen 
alub := ixr; 
el3e 
alub := "00000000" ; 
.md if; 
ace : = db (0) " aCe (7 dololllt.o 1); 
el3a 
ab (7 dOlolllto 0) : = 3P; 
it (I = SWI or I = HWI) then 
db 1xr; 
RW <= WRITE; 
el3e 
,;c : = OAI (4 dololllt.o 0); 
crl1CCRI <= ec(3); 
.. nd if ; 
.. nd if; 
AOOR c' : 'lb ; 
.. 1"a 
it ([ = MilL) then 
"tt : = ,"CC; 
.• Iua := ec(O) o!o db(7 dOTo/flto 1); 
- - C tlag 
ac : = (" 0" " oS I UA ) + (" 0 • " a I ub) ; 
aluout := .. c(7 doTo/flt.o 0); 
cc ( O) : = ac ( 8) ; 
.. 13e 
if (I = SWI or I " HWI) t.hen 
OAI <= db; 
-- st.at.e count 13 
-- FHIl 
-- set./claar C flAg 













elsif «TR37 = LOW) and (TR39 = LOW) and (TR39 = 
a3(7 dololllt.o 0) := ·11111010·; 
el3if «TR39 = HIGH) and (TR39 = LOW) and (TR37 
.:\3(? dololllt.o O} := "11111000"; 
alsif «TR)8 = LOW) and (TR39 = HIGH) and (TR37 
oS3(7 downt.o 0) : = "11110110·; 
.. 13i f (TR37 = HIGH) and (TR39 " HIGH) and (TR38 = 
a3(7 dololllt.o O) : = "11110100"; 
e13if «TR37 = LOW) and (TR38 = HIGH) and (TR39 = 
a3(7 downt.o 0) := "11110010·; 
e13if «TR37 = HIGH) and (TR38 = HIGH) and (TR)9 = 
.u(7 dOlolllto 0) := "11110000·; 
and if ; 
VECL <= LOW; 
DA I < = (. 1'" 1'" . l' " cc); 
"p ,.b(7 downt.o O} - "00000001"; 
.. 1"4 
:Jp 02b(? downt.o 0) • "00000001" ; 
.md if ; 
.md if; 
end i~; 
- - 3t..3t_ 
ount. lA 
if (rHl1 = HIGH) then 
ab := pc; 
r. eJllph : = DA I ; 
"OOR <= ab; 
e13_ 
-- :>tate count lS 
-- FHll 
.. I"e ow 
sp := .:ob(7 doTo/flt.o O} + "00000001"; 
end if; 
pc := ab + "0000000000000001" ; 
-- X"OOOl"; 
.. nd if; 
.. nd if; 
end Lf; 
-- 3t.,st.e 
-- state ount 16 
count. 13 
when 3t.atel:! => 
if (rHI1 = HIGH) then 
if (I = HUL) t.hen 
db : = aluout.; 
if (3ft(1) = '1') then 
<slub : = ixr; 
else 
.slub : = ·00000000·; 
end if; 
aec :" db(O) " acc(7 downt.o 1); 
else 
ab(7 dololllt.o 0) := sp; 
as (7 dOTo/flto 0) :" "11111110"; 
if (I = SWI or 1 = KWI) t.hen 
db : = acc; 
RW <" WRITIt; 
else 
acc :,. OAI; 
end if; 
end Lf; 
AOOR <= ab; 
el"e 
if (I = Ml1L) t.hen 
11ft. :" aec; 
alua := ec(O) "db(7 dololllt.o 1); 
.. e :" (·0· " alua) + (·0· " <slub); 
aluout. := ee(7 downto 0); 
-- st.~te count 12 
when 3t.atel1 => 
- - st.ate count. 11 
Lf \rHIl = HIGH} t.hen 
if (not.«I(7 downto 4) = "0111") or (I(7 downt.o 4) 
"1l11·»} then -- (IX_7 or IX_F) 
A-tO 
ab(7 downt.o 0) := OAI; 
else 
ab(7 downt.o 0) :; ixr; 
end if; 
if (not.(I(? downt.o 4) = "1100"» t.hen 
-- EXT_C 
ab(lS downt.o 8} "00000000·; 
_lse 
ab(lS downto 8) 
end if; 
AOOR ab ; 
else 
tamph; 
it (I (3 downto 0) = "1100") then 
-- JMP 
Ab + "0000000000000001"; 
-- X·0001·; 
end if; 





t = '11101101' or I a '11111101' or I a BSR) then 
as , .. ab; 
end if; 
end if; 
-- JSR or BSR 
-- state 
ount OP 
ec ,a ('0' • alub) + ("0' .. alua); 
.luout ,. ec(7 downto 0) ; 
and if; 
whan state04 a> 
-- state 
when stateOB ,,> -- state count 04 
if (PHIl = HIGH) than -- state count OB 
if (I (7 downto 4) .. '0000') then 
if (PHll .. HIGH) then 
if (bch " HIGH) then 
ab (7 downto 0) , .. aluout; 
if (alub(7) " '0' and ec (8) .. '1') then 
BTB_O ab(lS downto 8) ,. t._ph; 
ab , .. pc; __ PCH _> ABH if 
end if; " (asb7 A C) 0" 
alub , .. DAI; end if; 
if (1(3 downto 0) .. '0000' or 1(3 downto 0) .. '0001') if (alub(7) .. '1' and ec(8) '" '0') than 
then -- stcLlogicO manipulation ab(lS downt.o 8) ,a t._ph; 
db ,= '11111110' , end if ; 
el5if (1(3 downto ill .. '0010" or 1(3 downto 0) .. '0011') if (dub(7) .. '1' and ec(8) .. '1') then 
then -- std_logic1 manipulation ab(lS downto 9) ,= pc(lS downto 8); 
db ,= '11111101'; end if; 
ebif (1(3 downto 0) .. '0100' or 1(3 downto 0) .. '0101') if (alub(7) = '0' and ec(8) .. '0') then 
then - - std_logic~ manipulation ab(lS downto 9) , a pc(lS downto 8); 
db ,= '11111011' ; end if; 
ebit (1(3 downt.o 0) = "0110" or 1(3 downto 0) "0111") else 
then -- std_logic3 manipulat.ion ab ,= pc; 
db ,= '11110111'; end if; 
ebif (1(3 downto 0) " "1000' or 1(3 downto 0) "1001") AOOR <= ab; 
then -- std_logic4 manipulation else 
db := "11101111' ; __ PHI1 
,,13if (1(3 downto 0) = "1010" or 1(3 downto 0) "lOll") ow 
t.hen - - stcLlogicS manipulat.ion it (not(I = BSR)) then 
db ,= '11011111"; it (PB41 = LOW) then 
.. lsit (1(3 downt.o 0) = "1100 " or 1(3 downt.o 0) "1101") -ss ab + "0000000000000001" ; 
then -- st.d_logic6 manipulation -- X"OOOl' ; 
db : = "1 0 111111 " ; else 
e13it (1(3 downto 0) = " 1110" or 1(3 downto 0) "1111") - - I"B41 high 
then -- st.d_logic7 manipulat.ion as ab; 
db : = "01111111' ; end if; 
low 
end if ; 
AODR <= -sb; 
else 
if (1(7 downto 4) " '0001") then 
8SC_l 
if (1 (0) = '1') then 
·lIlu4 : = db ; 
.. c(7 downto 0) : = .slub oSnd .lIiua; 
.,.iua : = not (db); 
ec (7 downto 0) : = ;slub or -slu4 ; 
.md if ; 
ebit (1(7 downto 4) = "0000") then 
-- 8TB_0 
4iu4 : = not (db) ; 
ec (7 downto 0) : = .lIiub .,.nd .,.lua ; 
pc : = -'Ab • " 0000000000000001" ; 
end It ; 
.,.Iuout : = flc(7 downto 0); 
end if ; 
X"OOOl" ; 
count OB 
",h .. n ::It,,,t .. OC 
c ount. or: 
low 
count 14 
if ( PHIl ; HIGH) t. h8n 
cc ( 1 ) ,;crz_reg ; 
db : = ·~Iuout ; 
HW < = WRITE ; 
ADDR < " .s b ; 
DA I < = , Ib ; 
if ( PHI 1 = HIGH) t. h"n 
c c(l) c crz_raq ; 
.• b : = pc ; 
RW <= READ ; 
AOOR < = .lIb ; 
.. 138 
DAI '<= RELEASE ; 
if (1"841 = LOW) t.hen 
4" -'Ab + " 0000000000000001" ; 
- - X"OOOl' ; 
ei"e 
",s ab ; 
end if; 
.. nd if; 
when "t",taOP => 
low 
if (PHIl = HICH) t.hen 
if (1(7 downt.o 4) = "0000") then 
-- BTB_O 
if (,siuout "00000000") then 
cc (0) CLEAR; 
.. lse 
cc (0) SET ; 
end if ; 
end if ; 
ab (15 downto 8) : = pc (15 downto 8); 
db : = pc (7 downt.o 0) ; 
",lub OAI ; 
AOOR <= -sb; 
al"e 
-slua : = db ; 
if (,slub(7) = ' 0') then 
-- PHIl 
-- 3t.,.te 
3t.,.te ,:ount OC 
tlag 
-- ::It .. t. .. 
3 t.4te c ount. 14 
-- Z fl"'l1 
-- PHIl 
- - st,ste 
-- 3t.4te count. OP 
-- PHIl 




-sb(15 downt.o 8) - "00000001 " ; 
BR 
10'" 
oSs : = db ; 
end if; 
end if ; 
"'hen 3tatel0 => 
if (PHll = HIGH) then 
RW <= READ; 
.,.b : = -ss ; 
CoS3e I i3 
,.,hen TAX => 
ixr : = .,.cc; 
db : = acc ; 
,.,hen TXA => 
.,.cc : = i xr ; 
db : = i xr; 
'''hen RSPX => 
3p : = " 11111111' ; 
",hen SECX => 
cc ( 0 ) : = SET; 
,.,hen SEI => 
c c (J) : = SET; 
': P"CCRI <= cc()) ; 
,.,h .. n <':L .: 
c c (O) : = r: LEAR ; 
· ... h .. n ,: Ll 
; c ( -; ) : = ':LEAH ; 
.. nd ':"''''' ; 
A[;OR <.= .• b : 
..I"e 
DA 1 • = RELEASE ; 
if IPI.<41 = LuW) t.hen 
,sb •• 000000000000000 I" ; 
-- X'OOOI" ; 
.. 1,,_ 
~3 -sb ; 
end if ; 
.. nd if ; 
ount. 10 
ow 
",hen 3t.-steI9 => 
if (PHIl = K1GH) t.hen 
db : = DA1 ; 
-slub : = ixr ; 
if ( I (7 downto 4) .. "1101·) th"n 
IX2_0 
oSb(15 downto 9) ,= te.ph ; 
"1",, .~(15 downto 8):= ·00000000"; 
and if ; 
4b(7 downto 0) 
AOOR <= ab ; 
el,,8 
41uA : = db ; 
'11111110· ; 
ec : = ( " 0" " -s I ub) + (·0" " 41 ua) ; 
-sluout. : = ec (7 downto 0) ; 
43 : = .,.b • "0000000100000000" ; 
-- X'0100' ; 
end if ; 
ount. 19 
"'hen "t-stel0 => 
it ( PHIl .. HICH) t.hen 
4b(7 downto 0) : = aluout; 
i f ( ac ( 8) = ' 1 ' ) then 
"b(15 downto 8) : = ,ss(15 downto 8) ; 
end if ; 
AOOR <= -sb ; 
A-It 
-- I 
-- st.ate count 10 
-- C flag 
- - I flag 
- - C flag 
- - I floSg 
- - PHIl 
-- 3tate 
-- state count. 19 
-- PHIl 
-- "tate 






it (I .. '10101100' or I - '10111100" or I .. "11001100" 
I ~ '11011100" or I - "11101100" or I _ '11111100") 
it (PB41 - LOW) ehen -- JMP 





when '10100010' I "00100010" I '11000010' I '11010010' 
'11100010" I '11110010' -> -- SBC 
it (ccrc_reg • HIGH) then 
ec:· ("0". alub) + ("0". alua); 
else 
ec ,. ('0' " alub) + ("0" • alua) + ('0" • one); 
end it; 
when others a> 
end case; 
- - - - - - - - - -- -- -- ---- - ------ -- - --- - --- - - - ---- - - -- - ca ---
case I ls 
ebit (I - '10111101" or 
"11011101' or 
when "10101011' I '10111011" I '11001011' I '11011011" 
- '11001101' or I - I '11101011' I "11111011' a> -- ADD 
I _ "~1101101' or .. '11111101' or .. 8SIt) then » >_ '10000'~\~~O' " dub(3 cIowneo 0) + '0" • dua(l cIownto 
as ab; 




when st.ate06 => 
lf (PHIl " KIGH) then 
db := DAI; 
ab := pc; 
ccrc_reg := cc(O); 
ca3e I 13 
When "10100110" I "10110110' 
"11100110' I "11110110' => 
.slub : = "11111111'; 
when "10101110' I "10111110' 
'11101110' I '11111110' :> 
~Iub := '11111111'; 
Idx_reg : = KIGK; 
when "10100011' I "10110011' 
"11100011' I "11110011' '"> 
alub := 1xr ; 
cpx_reg :. KIGK; 
wh .. n others s> 
alub : .. ace; 
end case ; 
case I i3 
when "10100001" I "10110001" 
'11100001" I "11110001" => 
cmp_reQ : = KIGH; 
When "10100101" I "10110101" 
"11100101" I "11110101" => 
blt_reg :: HIGH; 
wh .. n other3 => 
end ca3e; 
AOOR <= ab; 
.. 13e 
low 








or EOR or 

















.. 11111110" => 









wh~n "10100000" "10110000" 
" 11100000" I "1 1110000" I 
"10100001" "10110001" 
"11100001" "11110001" I 
"10100010" "10110010" 
"11100010" "11110010" I 
"10100011" "10110011' 
"11100011" "11110011' => 
or crx 
",Iua : " not (db); 
wh .. n other3 ,,> 
-- seaee 
-- atate count 06 






























. - AND oc ~tT nc LDA 
"11001110' I "11011110" 










cc ( 0 ) : - ec ( 8 ) ; 
H Hag 
H Hag 
-- C Hag 
when '10101001' I '10111001' I '11001001' I '11011001' 
'11101001' I '11111001' '"> -- ADC 
if «'0' " dub(3 downto 0) + '0' " alua(3 cIownto 0) 
'0000' " r.c(O» >- "10000') then 
cc(4) SilT; 
e13e 
cc (4) CLEAR; 
end If; 
cc ( 0 ) :.. ec ( 8) ; 
~hen "10100000" '10110000' 
'111000')0" I '11110000' I 
'10100010" '10110010' 
'11100010" I "11110010' I 
"10100001' "10110001' 
'11100001' '11110001" I 
"10100011" I "10110011" 
I "11100011" "11110011" => 
PX 
cc (0 ) : ....c (8) ; 
when others => 
ttnd ca. •• ; 
cc ( 2 ) : ~ .. C ( 7) ; 
H Hag 
H Hag 
-- C rlag 
"11000000' I "11010000" 
'11000010' I '11010010' 
"11000001' "11010001' 
"11000011' I '11010011" 
SUB I SBC I CMP I 
-- r. flag 
N flag 
if (ec (7 downto 0) .. "00000000') then 
ccr%_c .... 
e13e 
ccrz_r .. g 
.. nd if; 
SET; 
CLEAR; 
if (P~41 = LOW) then 
a3 ~b. "0000000000000001' ; 
a3 : = .Jb; 
end if; 
aluout. : = 'le (7 downto 0); 
.. nd if; 
when 3t.at .. 07 => 
if (PHIl = MInH) r.hen 
i f (1 ~ M"L) t h .. n 
db : = ,Iuour:. ; 
it ("tt (0) = . 1') then 
·,Iub i xc ; 
~l=,,, 
, 1 ub : = "I) 0 0 0 0000 " ; 
.. nd if; 
c rI (0) , = r:LEAR; 
.. 13e 
.;as .. 1(7 downr.o ~) i3 
-- X"OOOl"; 
whom "0011" I "0110" I "0111" => 
<1b:= DAI ; 
when "0100" => 
rib , = ",cc; 
when "0101" => 
db : = ixc ; 
wh.m oth .. c3 => 
enu C~3e ; 
12/11/92 
- - state count 07 
_ ...... ___ .... __ .. __ .... _ ...... ___ ........................ - .. - - - .... - .. .. .. - - ALU .... - ........ - .............. - ................ - - ............................ - .. - - .. - -
---------------------------------------------
case t i3 
"'hen "10100100' 
'11100100" I "11110100' I 
'10100101' 











I "11110110' I 
"10101110' I 
"11111110' => 
"10111110' "11001110' I '11011110' 
- - AND I BIT I LOA I 
ec(7 downto 0) := alub and a1ua; 
"'hen '10100000' I '10110000' I "11000000' "11010000' 
"11100000' I '11110000' I 
'10100001' I '10110001' '11000001' '11010001' 
'11100001' I '11110001' I 
'10100011' I '10110011' I '11000011' I '11010011' 
'11100011' I '11110011' '"> -- SIJB I CMP I CPX 
<lC : '" (" 0' " It 1 ub) • (' 0' ... a1 ua) • (' 0' ... one); 
when "10101010' I '10111010' I "11001010" I '11011010' 
" 11101010 ' I "11111010' = > - - ORA 
ec(7 downeo 0) := alub or alua; 
when "10101000' I '10111000' I "11001000" "11011000' 
'11101000' I "11111000" => -- EOR 
ec(7 downeo 0) :s alub xor alua; 
when "10101001' I '10111001' I '11001001' '11011001' 
"11101001' I '11111001' => -- ADC 
lf (ccrc_reg s HIGH) ehen 
eC :_ ('0' " a1ub) • ('0' " .dua) • ('0' ... one); 
else 
eC :" (' O' " al ub) + (. O· " a 1 ua) ; 
Wh:~d , ~ ~ ~ 01011' I • 10111011' I '11 0 0 1011' I '11 0 11 011 ' 
"11101011' I '11111011' => -- ADD 
ec : = (. 0' " a1 ub) • (' 0' " .d u.) ; 
A-12 
r.ase I (J downeo 0) 19 
when "0000" I "0011' I "0100' I "0110' I "0111" 
-- NEG or COM or I.SR or ROR or ABR 
'1000" I "1001" I '1100" I '1111" => 
-- LSL or ROL oc tNC TST or r.LR 
.21ub : = "00000000'; 
when "1010' => 
~1ub :'" '11111111"; 
When "1101' "'> 
~lub : '" "00000000' ; 
.2b : - pc; 
"'hen oehers .. > 




ca.e I (3 cIownto 0) is 
when "0011" => 
cc(O) : = SET; 
when "1001' => 
ccrc_reg : = cc(O); 
cc ( 0 ) : " db ( 7) ; 
when '1000' -> 
cc (0 ) : ,. db ( 7) ; 
when '0110' => 
ccrc_reg : - cc (0) ; 
cc (0) :" db (0) ; 
wben '0100' s> 







when '0111' "'> 
ee(O) ,a db(O); 
when ot.h.r. ,,> 
end e .... ; 
end if; 
"DOll <a ab: 
el •• 
if (I = MOL) t.hen 
.. lu .. :" '00000000'; 
sft. : = .. cc: 
.c := ('0' &. alu .. ) .. ('0' &. .. lub); 
aluout. :. ee(7 downt.o 0); 
els. 
e .. s. 1(3 downt.o 0) is 
-- "Sll 
-- PHU 
when '1010' I '1100' I '1101' I '1111' => 
-- OBe or INC or TST or CLll 
alua : = db; 
when '0000' I '0011' a> 
alua : '" not. (db) ; 
wh.n '0100' I '0110' I '0111' => 
-- LSll or IlOIl or "Sll 
alua : = '0' &. db(7 downt.o 1); 
when '1000' I '1001' a> 
Illua : = db(6 downt.o 0) &. '0': 
when ot.hers => 
NBe or COM 
-- LSL or ROL 
when st.at..OB ,.> 
-- st.at.e count. OB 
if (PHIl = HIGH) t.hen 
ca.. I is 
when '10100111' I '10110111' 
'11100111' I '11110111' => 
db := .. cc; 
when '10101111' I '10111111' 
'11101111' I '11111111' => 
db := ixr; 
when ot.hers => 
end cas.; 
Illub : .. '00000000'; 
RW <= WRITE; 
"DOll <= ab: 
else 





ec := ('0' &. alub) .. ('0' &. alua); 
aluout. :" ec (7 downt.o 0); 
db : = aluout; 
0"1 <= db; 
cc ( 2 ) :" ec ( 7) ; 












end case; ount OE 
------------------------------------------------ ALU ---
--------------------------------------------- when 3t.ateOS I 3t.at.eOD => 
"1101' => 
'0000000') ; 
case r (3 downto 0) is 
when '1111' => 
-- CLR 
ec(7 downto 0) := alub and alua; 
when '0100' I "0111' I ' 0011' I '1000' I ' 1010' I 
-- LSR or ASR or COM or LSL or DKC or TST 
ac := ('0' " .slub) + ('0' &. alua); 
when others => 
"nd case; 
case 1(3 downto 0) is 
when "0111' => 
-- ASR 
"C : = (' 0' " a 1 ub) + (' 0' " a 1 ua) + (' 0' " db (7) " 
when '1001' => 
-- ROL 
- - state count. is OS or OD 
if (PHIl = KIGH) then 
if(CB = stateOD) then 
cc (1) : = ccrz_reg; 
it (not«cmp_reg KICH) or (cpx_reg KICH) or 
(bit_reg KIGH) or (ldx_reg = HICH))) then 
acC : = aluout; 
end it; 
if (ldx_reg = HIGH) than 
1xr : = aluout; 
.tnd if; 
end if; 
ab : = .ss; 
ADOR <= ab; 
.. ls8 
-- PHIl 
: = (' 0" & ·s 1 ub) • (' 0" & a 1 ua) • (" 00000000' & ow 
when '0110' => 
-- ROR 
"C := ("0'" alub) + ('0'" alua) + ("0'" 
~cr~_r"a " "0000000'); 
.::ount 07 
when "0000' => 
-- NEC 
ac : = (' 0' " .~ 1 ub) • (' 0" " .~ 1 ua) + (" 0' " one); 
if (not(ec(7 downto 0) = "00000000')) r.hen 
cc(O) SET; 
"lse 
cc (0) : = t:LEAR; 
.tnd if; 
when "1100" => 
-- INC 
"C : = (" 0" " a 1 ub) • (" 0' " a 1 ua) • (" 0' " one); 
when others => 
end case; 
cc ( 2 ) : = ec (7) ; 
.- N flag 




.. nd if; 
SET; 
(~LEAR; 
.:a3e I 17 downto 4) is 
when " 0100' 1"0101' 
·~3 : = ab ; 
when other3 
.. nd case; 
aluout : = .. c(7 downto 0); 
if (1(3 downto 0) = '1101') then 
.- TST 
... s : = ab ; 
.. nd if; 







it (rHI1 = KICK) then 
cc(l) : = ccrz_reg; 
case 1(7 downt.o 4) is 
when "0100' => 
ace : = aluout.; 
when "0101' => 
ixr := aluout; 
",hen others 
end (;a9_; 
ab : = as; 
ADDR <= ab; 
elc'e 
if IFB41 = LOW) then 
ab + "0000000000000001'; 
~13e 
as = ab; 
.. nd if ; 
"nd If; 
-- X'OOOl'; 




~a3e 1(7 downto 4) is 
when "0100" I "0101" I '0111' I '1000' I "1001' I 
'1111" - - INHA.4 or INHX_5 or IX_7 or INH_8 or INH_9 or IX_F 
pc : = .~b; 
'"hen others => 
pc := ab • "0000000000000001'; 
-- X'OOOl' ; 
.. nd cas .. ; 
it (r = HI.IL) then 
sft : = acc; 





end if ; 
ount i3 05 or OD 
when ot.iters 
'fnd C.23e ; 
• .od if; 
end process ; 





IntelTUpt Lo~o VHDL Model 
- cpuint . vhd 
ibrary ieee ; 




porr. (RST . rHIL PHI2. INTGC10, HAPPYBAR. NTFL 
INT1. INT2 . INT3. INT4 , INT5 , VECL, TR26, 
CPl.ICCR!' NXLL : in 3td_logic; 
I : in std_logic_vector!7 downto 0); 
WAITX. STOP, LlRBAR , H17 , H20, FB41. K9, 
TR37 . TR38 , TR39 : out st.d_logic); 
nd cpuint; 
rchitecture beh.svlor of cpuint. is 
-- st.ate 
component .. xt irq,.cont. 
\lort (INTGC10, NTPL RST, 1132, CP!)CCRL TR26 , NXLL in 
td logic ; 
- exqb , exin : out std_logic) ; 
end component; 
component fb41 ir _cont ., 
port (TR26 . hqq, RST , HAPPYBAR, PHIl, NXLL l~ std_loglc; 
H20 , H9 . H17, PB4L LlRBAR : out. std_loglC); 
end compol1ent; 
component pri_en 
port !INT1, INT2, INT3, INT4, INT5, exin. VECL, NTPl 
t.d logic; 
- I : in std_Iogic_vect.or!7 downto 0) ; 




port (lNT1, lNT2 , lNT3 . INT4 . lNT5, NTP1 , INTCCt 0, 
RST. PHI2 , STOP , exqb, TR26 , CPUCCRI : in st.d_logic ; 
h32, hqq: out std_logic); 
end component; 
component ws_cont 
port (RST, TR26, PHI2, hqq : in st.d_logic; 
I : in st.d_logic_vect.or (7 downt.o 0); 
-- st.at.e STOP, WAITX : out. std_logic); 
.:ount. lC end component; 
A-I3 
signal h32, exqb, hqq, exin, stopcon : st~logic; 
begin 
extir~cont_i • extir~cont port racp (INTGC10, NTPl, RST, h32, 
CPUCCRI, TJl26, NXLL, exqb, exin); 
fb41ir_cont_i • fb41ir_cont port aap (TJl26, hqq, RST, HAPPYBAR, 
PHI1, NXLL, H20, H9, H17, PB41, LIRBAR); 
pri_en_i : pri_en port raap (INTl, INT2, INT3, INT4, INTS, exin, 
VBCL, NTPl, I, TR.37, TR.38, TR.39); 
si_cont_i : si_cont port racp (INTl, INT2, INT3, INT4, INTS, 
NTPl, INTGC10, RST, PHI2, stopcon, exqb, TJl26, CPUCCRI, h32, hqq); 
ww_cont_i : ww_cont port map (RST, Tal6, PHI2, hqq, I, stopcon, 
WAITX) ; 
STOP <~ stopcon; 
end bebavior; 
configuration cfl1_cpuint of cpuint is 
for behavior 
for extir~cont_i : extir~cont use entity 
work.extir~cont(behavior); end for; 
for fb41ir_cont_i : fb41ir_cont use entity 
work.tb41ir_cont(bebavior); end for; 
for pri_en_i : pri_en use entity work.pri_en(bebavior); end 
for: 
for si_cont_i si_cont use entity work.si_cont(bebavior); end 
for: 




5.4 Wtnlottoll ReJillter VHDL Model 
library i ••• : 
us. i •••. std_loaic_1164.all; 
~ntity inst_reg is 
port (Ht7, H20 : in st~logic: 
OAI : inout std_logic_vector(7 downto 0); 
I, IBAR : out std_Iogic_vector(7 downto 0): 
YB : out std_Iogic_vector(ll downto 8»; 
"nd inst_reg; 
arcnitecture banavior of inst_reg is 
signal reg : ~td_loaic_v.ctor(7 downto 0); 
begin 
OAI <= "ZZZZZZZZ"; 
process (H17, H20) 
begin 
if (H20 = '1') th.n 
reg(7 downto 0) <= "10000010" ; 
alsif (H17 = '0') then 
r"0(7 downto 0) <= OAI; 
end if; 
"nd process; 
YB (11) <= reg (1) ; 
YB ( ') ) < = reg ( 2) ; 
YB(lO) <= not reg(1); 
YB(S) <= not r4g(2); 





M1 CUHK Librar ies 
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